

2Gb (x16 x 2 channel) Mobile LPDDR4/LPDDR4X

FEATURES

- · Configuration:
 - 64Mb x16 x 2 channels
 - 2channels composition per device
 - 8 internal banks per each channel
- Low-voltage Core and I/O Power Supplies

VDD1 = 1.70-1.95V

VDD2 = 1.06-1.17V

VDDQ = 1.06-1.17V (LPDDR4)

VDDQ = 0.57-0.65V (LPDDR4X)

- LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
- Internal VREF and VREF Training
- Dynamic ODT:

DQ ODT :VSSQ Termination CA ODT :VSS Termination

- Max. Clock Frequency: 1.6GHz (3.2Gbps)
- 16n Pre-fetch DDR architecture
- Single data rate (multiple cycles) command/ address bus
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable burst lengths (16 or 32)
- ZQ Calibration
- Operation Temperature
 Industrial (Tc = -40°C to 85°C)
 Automotive, A1 (Tc = -40°C to 85°C)
 Automotive, A2 (Tc = -40°C to 105°C)
- · Clock-Stop capability

ADVANCED INFORMATION APRIL 2019

DESCRIPTION

The IS43/46LQ32640A and IS43/46LQ32640AL are 2Gbit CMOS LPDDR4 SDRAM. The device is organized as 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth.

- On-chip temperature sensor whose status can be read from MR4
- 200-ball x32 Discrete Package (0.80mm x 0.65mm)

ADDRESS TABLE *

| Parameter | |
|------------------|---------|
| # of Channel | 2 |
| Row Addresses | R0-R12 |
| Column Addresses | C0-C9 |
| Bank Addresses | BA0-BA2 |

Note: Address information is per channel base.

KEY TIMING PARAMETERS

| Speed | Freq. | Data | | rite ency | Rea Late | |
|-------|-------|----------------|-----|--------------|-------------|-----|
| Grade | (MHz) | Rate (Mb/s) | Set | Set | DBI | DBI |
| | ' | (1415/5) | Α | В | OFF | ON |
| -062 | 1600 | 3200 | 14 | 26 | 28 | 32 |
| -075 | 1333 | 2666 | 12 | 22 | 24 | 28 |
| -093 | 1066 | 2133 | 10 | 18 | 20 | 22 |

Note: Other clock frequencies/data rates supported; please refer to AC timing tables.

Copyright © 2019 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution. Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



1. BALL ASSIGNMENTS AND DESCRIPTIONS

200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

| | | 1 | 2 | 3 | 4 | 5 | 6 7 | 8 | 9 | 10 | 11 | 12 |
|--------------|--------|------|------------------|--------------|--------|------|--------------|--------|--------|--------------|---------|------|
| | Α | DNU | DNU | vss | VDD2 | ZQ0 | 0.80mm Pitch | NC | VDD2 | vss | DNU | DNU |
| | В | DNU | DQ0_A | VDDQ | DQ7_A | VDDQ | | VDDQ | DQ15_A | VDDQ | DQ8_A | DNU |
| | С | vss | DQ1_A | DMI0_A | DQ6_A | vss | | vss | DQ14_A | DMI1_A | DQ9_A | vss |
| | D | VDDQ | vss | DQS0_T_A | vss | VDDQ | | VDDQ | vss | DQS1_T_A | vss | VDDQ |
| | E | vss | DQ2_A | DQS0_C_ A | DQ5_A | vss | | vss | DQ13_A | DQS1_C_ A | DQ10_A | vss |
| | F | VDD1 | DQ3_A | VDDQ | DQ4_A | VDD2 | | VDD2 | DQ12_A | VDDQ | DQ11_A | VDD1 |
| | G | vss | ODT_CA_ A (3) | vss | VDD1 | vss | | vss | VDD1 | vss | NC | vss |
| | н | VDD2 | CA0_A | NC | CS0_A | VDD2 | | VDD2 | CA2_A | CA3_A | CA4_A | VDD2 |
| | J | vss | CA1_A | vss | CKE0_A | NC | | CK_t_A | CK_c_A | vss | CA5_A | vss |
| itch | ĸ | VDD2 | vss | VDD2 | vss | NC | | NC | VSS | VDD2 | vss | VDD2 |
| 0.65mm Pitch | L M | | | | | | | | | | | |
| 0.65 | N | VDD2 | vss | VDD2 | vss | NC | | NC | vss | VDD2 | vss | VDD2 |
| | Р | vss | CA1_B | vss | CKE0_B | NC | | CK_T_B | CK_C_B | vss | CA5_B | vss |
| | R | VDD2 | CA0_B | NC | CS0_B | VDD2 | | VDD2 | CA2_B | CA3_B | CA4_B | VDD2 |
| | т | vss | ODT_CA_ B (3) | vss | VDD1 | vss | | vss | VDD1 | vss | RESET_N | vss |
| | U | VDD1 | DQ3_B | VDDQ | DQ4_B | VDD2 | | VDD2 | DQ12_B | VDDQ | DQ11_B | VDD1 |
| | v | vss | DQ2_B | DQS0_C_ B | DQ5_B | vss | | vss | DQ13_B | DQS1_C_ B | DQ10_B | vss |
| | w | VDDQ | vss | DQS0_T_B | vss | VDDQ | | VDDQ | VSS | DQS1_T_B | vss | VDDQ |
| | Υ | VSS | DQ1_B | DMI0_B | DQ6_B | VSS | | VSS | DQ14_B | DMI1_B | DQ9_B | VSS |
| | AA | DNU | DQ0_B | VDDQ | DQ7_B | VDDQ | | VDDQ | DQ15_B | VDDQ | DQ8_B | DNU |
| | ΑВ | DNU | DNU | VSS | VDD2 | vss | | VSS | VDD2 | VSS | DNU | DNU |

NOTE 1 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 The ODT_CA pin is ignored by LPDDR4X devices.



2. INPUT/OUTPUT FUNTIONAL DESCRIPTION


2.1 PAD DEFINITION AND DESCRIPTION

Table 2.1 — Pad Definition and Description

| Symbol | Туре | Description |
|---|-----------|---|
| CK_t_A, CK_c_A, CK_t_B, CK_c_B | Input | Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair. |
| CKE_A CKE_B | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal. |
| CS_A CS_B | Input | Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal. |
| CA[5:0]_A CA[5:0]_B | Input | Command/Address Inputs: CA signals provide the Command and Address inputs according to Table 63 — Command Truth Table. Each channel (A&B) has its own CA signals. |
| ODT_CA_A ODT_CA_B | Input | LPDDR4 CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins. LPDDR4X CA ODT Control: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to either VDD2 or VSS. |
| DQ[15:0]_A, DQ[15:0]_B | I/O | Data Input/Output: Bi-direction data bus. |
| DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B | I/O | Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes. |
| DMI[1:0]_A, DMI[1:0]_B | I/O | Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. |
| ZQ | Reference | Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to $V_{DD}Q$ through a 240 Ω ± 1% resistor. |
| V _{DD} Q, V _{DD} 1, V _{DD} 2 | Supply | Power Supplies: Isolated on the die for improved noise immunity. |
| V _{SS} , V _{SS} Q | GND | Ground Reference: Power supply ground reference |
| RESET_n | Input | RESET: When asserted LOW, the RESET_n signal resets both channels of the die. |



ORDERING INFORMATION – Valid Part Numbers





ORDERING INFORMATION, 64Mb x 32 LPDDR4

Industrial Range: $T_c = -40^{\circ}C$ to $+85^{\circ}C$

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|---------------------|--------------------------|
| 1066 MHz | -093 | IS43LQ32640A-093BLI | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS43LQ32640A-075BLI | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS43LQ32640A-062BLI | 200 ball FBGA, lead free |

Automotive, A1 Range: $T_c = -40$ °C to +85°C

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|----------------------|--------------------------|
| 1066 MHz | -093 | IS46LQ32640A-093BLA1 | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS46LQ32640A-075BLA1 | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS46LQ32640A-062BLA1 | 200 ball FBGA, lead free |

Automotive, A2 Range: $T_c = -40$ °C to +105°C

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|----------------------|--------------------------|
| 1066 MHz | -093 | IS46LQ32640A-093BLA2 | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS46LQ32640A-075BLA2 | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS46LQ32640A-062BLA2 | 200 ball FBGA, lead free |



ORDERING INFORMATION, 64Mb x 32 LPDDR4X

Industrial Range: $T_c = -40^{\circ}C$ to $+85^{\circ}C$

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|----------------------|--------------------------|
| 1066 MHz | -093 | IS43LQ32640AL-093BLI | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS43LQ32640AL-075BLI | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS43LQ32640AL-062BLI | 200 ball FBGA, lead free |

Automotive, A1 Range: $T_c = -40$ °C to +85°C

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|-----------------------|--------------------------|
| 1066 MHz | -093 | IS46LQ32640AL-093BLA1 | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS46LQ32640AL-075BLA1 | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS46LQ32640AL-062BLA1 | 200 ball FBGA, lead free |

Automotive, A2 Range: $T_c = -40$ °C to +105°C

| Clock | Speed Grade | Order Part No. | Package |
|----------|-------------|----------------------|--------------------------|
| 1066 MHz | -093 | IS46LQ32640A-093BLA2 | 200 ball FBGA, lead free |
| 1333 MHz | -075 | IS46LQ32640A-075BLA2 | 200 ball FBGA, lead free |
| 1600 MHz | -062 | IS46LQ32640A-062BLA2 | 200 ball FBGA, lead free |



PACKAGE INFORMATION 200-ball FBGA

