

# Low Voltage Hex Inverter with 5 V Tolerant Schmitt Trigger Inputs

# **74LCX14**

#### **General Description**

The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter–free output signals. In addition, they have a greater noise margin than conventional inverters.

The LCX14 has hysteresis between the positive–going and negative–going input thresholds (typically 1.0 V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

The inputs tolerate voltages up to 7 V allowing the interface of 5 V, 3 V and 2.5 V systems.

The 74LCX14 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5 V Tolerant Inputs
- 1.65 V-5.5 V V<sub>CC</sub> Specifications Provided
- 6.5ns  $t_{PD}$  Max.  $(V_{CC} = 3.3 \text{ V})$ ,  $10 \mu A I_{CC}$  Max.
- Power Down High Impedance Inputs and Outputs
- $\pm 24$  mA Output Drive ( $V_{CC} = 3.0 \text{ V}$ )
- Implements Proprietary Noise/EMI Reduction Circuitry
- Latch-up Performance Exceeds JEDEC 78 Conditions
- ESD Performance:
  - ♦ Human Body Model > 2000 V
- These Devices are Pb-Free, Halide Free and are RoHS Compliant

#### MARKING DIAGRAMS



QFN14 3.0x2.5, 0.5P CASE 510CB ZXYKK XXXXXX

XXXXXX = Specific Device Code
Z = Assembly Plant Code
XY = Date Code (Year & Week)
KK = Lot Run Traceability Code



TSSOP-14 WB DT SUFFIX CASE 948G



XXXXXX = Specific Device Code

A = Assembly Location L = Wafer Lot

Y = Year

W = Work Week ■ Pb–Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 7 of this data sheet.

# **Connection Diagrams**




Figure 1. Pin Assignment for TSSOP




Figure 2. Pin Assignment for DQFN

# **PIN DESCRIPTION**

Pin Names	Description
I <sub>n</sub>	Inputs
$\overline{O}_n$	Outputs
DAP	No Connect

1. DAP (Die Attach Pad)

# **Logic Symbol**




Figure 3. Logic Symbol

# **TRUTH TABLE**

Input	Output
A	ō
L	Н
Н	L

#### 74LCX14

#### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
VI	DC Input Voltage (Note 2)		-0.5 to +6.5	V
Vo	DC Output Voltage (Note 2)	Active-Mode (High or Low State)	-0.5 to V <sub>CC</sub> + 0.5	V
		Tri-State Mode	-0.5 to +6.5	
		Power–Down Mode (V <sub>CC</sub> = 0 V)	-0.5 to +6.5	
I <sub>IK</sub>	DC Input Diode Current V <sub>I</sub> < GND		-50	mA
l <sub>OK</sub>	DC Output Diode Current V <sub>O</sub> < GND		-50	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50	mA	
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	QFN14	130	°C/W
		TSSOP-14	150	
$P_{D}$	Power Dissipation in Still Air at 125°C	QFN14	962	mW
		TSSOP-14	833	
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage (Note 4)	Human Body Model	2000	V
		Charged Device Model	N/A	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. I<sub>O</sub> absolute maximum rating must be observed.

- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
   HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Para	Parameter			Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating	1.65	2.5, 3.3	5.5	V
		Data Retention Only	1.5	2.5, 3.3	5.5	
VI	Digital Input Voltage	•	0	_	5.5	V
Vo	Output Voltage	Active Mode (High or Low State)	0	_	V <sub>CC</sub>	V
		Tri-State Mode	0	_	5.5	
		Power Down Mode (V <sub>CC</sub> = 0 V)	0	_	5.5	
T <sub>A</sub>	Operating Free–Air Temperature		-40	_	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate		0	_	No Limit	nS/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

# 74LCX14

# DC ELECTRICAL CHARACTERISTICS

				T <sub>A</sub> = -40°C	C to +85°C	T <sub>A</sub> = -40°C	to +125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
V <sub>T+</sub>	Positive-Input Threshold		1.65	-	1.4	_	1.4	V
	Voltage		2.5	0.9	1.7	0.9	1.7	
			3.0	1.2	2.2	1.2	2.2	
			4.5	_	3.1	_	3.1	
			5.5	_	3.6	_	3.6	
V <sub>T-</sub>	Negative-Input Threshold		1.65	0.2	_	0.2	_	V
·	Voltage		2.5	0.4	1.1	0.4	1.1	
			3.0	0.6	1.5	0.6	1.5	
			4.5	1	-	1		
			5.5	1.2	_	1.2	_	
V <sub>H</sub>	Hysteresis Voltage		1.65	0.1	0.9	0.1	0.9	V
۷Н	Hysteresis voltage							V
			2.5	0.3	1.0	0.3	1.0	
			3.0	0.4	1.2	0.4	1.2	
			4.5	0.6	1.5	0.6	1.5	
			5.5	0.7	1.7	0.7	1.7	
$V_{OH}$	High-Level Output Voltage	$V_I = V_{IH}$ or $V_{IL}$						V
		$I_{OH} = -100  \mu A$	1.65 to 5.5	V <sub>CC</sub> – 0.1	_	$V_{CC} - 0.1$	-	
		$I_{OH} = -4 \text{ mA}$	1.65	1.29	_	1.29	_	
		$I_{OH} = -8 \text{ mA}$	2.3	1.8	_	1.8	_	
		$I_{OH} = -12 \text{ mA}$	2.7	2.2	_	2.2	_	
		$I_{OH} = -16 \text{ mA}$	3.0	2.4	_	2.4	_	
		$I_{OH} = -24 \text{ mA}$	3.0	2.2	_	2.2	_	
		$I_{OH} = -32 \text{ mA}$	4.5	3.7	-	3.7	-	
$V_{OL}$	Low-Level Output Voltage	$V_I = V_{IH}$ or $V_{IL}$						V
		$I_{OL} = 100 \mu A$	1.65 to 5.5	_	0.1	_	0.1	
		$I_{OL} = 4 \text{ mA}$	1.65	_	0.24	_	0.24	
		$I_{OL} = 8 \text{ mA}$	2.3	_	0.3	_	0.3	
		$I_{OL} = 12 \text{ mA}$	2.7	_	0.4	_	0.4	
		$I_{OL} = 16 \text{ mA}$	3.0	_	0.4	_	0.4	
		$I_{OL} = 24 \text{ mA}$	3.0	_	0.55	_	0.55	
		$I_{OL} = 32 \text{ mA}$	4.5	-	0.6	-	0.6	
II	Input Leakage Current	V <sub>I</sub> = 0 to 5.5 V	3.6	-	±5.0	_	±5.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$V_I = 5.5 \text{ V or } V_O = 5.5 \text{ V}$	0	-	10	-	10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = 5.5 V or GND	3.6	_	10	_	10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6 \text{ V}$	2.3 to 3.6	_	500	_	500	μΑ

# 74LCX14

#### **AC ELECTRICAL CHARACTERISTICS**

				$T_A = -40^{\circ}$	C to +85°C	$T_A = -40^{\circ}C$	to +125°C	
Symbol	Parameter	Test Condition	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, Input to	See Figures 3	1.65 to 1.95	_	15.7	-	15.7	ns
	Output	and 4	2.3 to 2.7	1.5	7.8	1.5	7.8	
			2.7	1.5	7.5	1.5	7.5	
			3.0 to 3.6	1.5	6.5	1.5	6.5	
			4.5 to 5.5	-	5.6	-	5.6	
t <sub>OSHL</sub> ,	Output to Output Skew	ew	1.65 to 1.95	_	-	-	_	ns
toslh			2.3 to 2.7	_	-	-	_	
			2.7	_	-	_	_	
			3.0 to 3.6	_	1.0	_	1.0	
			4.5 to 5.5	_	-	_	_	

<sup>6.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


# **DYNAMIC SWITCHING CHARACTERISTICS**

				T <sub>A</sub> = +25°C	
Symbol	Parameter	Condition	V <sub>CC</sub> (V)	Тур	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$	2.5	0.6	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	-0.8	V
		C <sub>L</sub> = 30 pF, V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V	2.5	-0.6	

# **CAPACITANCE**

Symbol	Parameter	Condition	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0 V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}, f = 10 \text{ MHz}$	25	pF


#### AC Loading and Waveforms (Generic for LCX Family)




Test	Switch Position
t <sub>PLH</sub> / t <sub>PHL</sub>	Open
t <sub>PLZ</sub> / t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND

 $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$  f = 1 MHz,  $t_W$  = 500 ns


Figure 4. Test Circuit




Waveform for Inverting and Non-Inverting Functions




Propagation Delay. Pulse Width and  $t_{\text{rec}}$  Waveforms




3-STATE Output Low Enable and Disable Times for Logic



3-STATE Output High Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic



V <sub>CC</sub> , V	$R_L,\Omega$	C <sub>L</sub> , pF	V <sub>LOAD</sub>	V <sub>m</sub> , V	V <sub>Y</sub> , V
1.65 to 1.95	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.15
2.3 to 2.7	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.15
2.7	500	50	6 V	1.5	0.3
3.0 to 3.6	500	50	6 V	1.5	0.3
4.5 to 5.5	500	50	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.3

Figure 5. Waveforms (Input Characteristics; f = 1 MHz,  $t_r = t_f = 2.5$  ns)

# Schematic Diagram (Generic for LCX Family)




Figure 6. Schematic Diagram

# **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
74LCX14MTCX	LCX 14	TSSOP-14 (Pb-Free, Halide Free)	2500 Units / Tape & Reel
74LCX14BQX	LCX14	QFN14 (Pb–Free, Halide Free)	3000 Units / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*-</sup>Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.




#### QFN14 3.0x2.5, 0.5P CASE 510CB ISSUE O


**DATE 31 AUG 2016** 





RECOMMENDED LAND PATTERN





2.00

**BOTTOM VIEW** 

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

DOCUMENT NUMBER:	98AON13643G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	QFN14 3.0X2.5, 0.5P		PAGE 1 OF 1		

Ф

0.05(M) C

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





**DATE 17 FEB 2016** 

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR DEEEDERING ONLY
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	o°	8 °	0 °	8 °

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot Υ = Year

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DETAIL E  0.15 (0.006) T U S  A  O.10 (0.004)  O.10 (0.004)	4. [ 4. [ 1 5. [ 6. ] 7. [ 7. [
SOLDERING FOOTPRINT  7.06  1	A L Y V
0.65 PITCH	(Note:

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1	

DIMENSIONS: MILLIMETERS

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

14X

1.26

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales