

August 2002 Revised August 2002

#### 74LCX16646

# Low Voltage 16-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX16646 contains sixteen non-inverting bidirectional registered bus transceivers with 3-STATE outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LCX16646 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment

The LCX16646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 5.2 ns  $t_{PD}$  max ( $V_{CC}$  = 3.3V), 20  $\mu$ A  $I_{CC}$  max
- Power down high impedance in this are nutputs
- Supports live insertion/with awa Note
- $\pm 24$  mA Output Drive ( $^{\circ}C = ^{\circ} \text{ OV}$ )
- Implements patents not (EMI) duction circulary
- Latch-up peri mance xce 3 500 inA
- ESD performan

Hur. Pag Moc 2000

i rch. 2 Ivic > 200V

Note. To enter the high-impedance state of using power up or down,  $\overline{OE}$  should be field of  $V_{CC}$  through a pull-up endsors the minimum value or the istor is determined by the current-outring capability of the driver.

#### **Ordering Code:**

Order Number	Package Nu	.ue.	Fackage Description
74LCX16646MEA	MS56		F1-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16646MTD	M 1 D56		ว-Lead โว้แก้ Shrink Smali Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available Tap are Specify by appending suffix letter X" to the outering code


# Logic syr bo



#### Pin Descriptions

Pin Names	Description
A <sub>n</sub>	Side A Inputs or 3-STATE Outputs
B <sub>n</sub>	Side B Inputs or 3-STATE Outputs
<del>OE</del> <sub>n</sub>	Output Enable Inputs
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs
SAB <sub>n</sub> , SBA <sub>n</sub>	Select Inputs
DIR <sub>n</sub>	Direction Control Inputs

### **Connection Diagram**



#### **Truth Table**


(Note 2)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Operation Mode
$\overline{OE}_1$ DIR <sub>1</sub> . AB <sub>1</sub> CPP <sub>1</sub> SAB <sub>2</sub> SBA <sub>1</sub> $A_{0-7}$ $B_{0-7}$	· ·
	loclation
H Y or L X X	Isolation
H X X X Input Input	Clock A <sub>n</sub> Data into A Register
x x S - c x	Clock B <sub>n</sub> Data Into B Register
L H X X L X	A <sub>n</sub> to B <sub>n</sub> — Real Time (Transparent Mode)
L H X X Input Output	Clock A <sub>n</sub> Data to A Register
L H HorL X H X	A Register to B <sub>n</sub> (Stored Mode)
L H ~ X H X	Clock $\boldsymbol{A}_n$ Data into A Register and Output to $\boldsymbol{B}_n$
D L X X X L	B <sub>n</sub> to A <sub>n</sub> — Real Time (Transparent Mode)
L L X — X L Output Input	Clock B <sub>n</sub> Data into B Register
L L X HorL X H	B Register to A <sub>n</sub> (Stored Mode)
L L X ~ X H	Clock $\mathbf{B}_{\mathbf{n}}$ into $\mathbf{B}$ Register and Output to $\mathbf{A}_{\mathbf{n}}$

H = HIGH Voltage Level X = Immaterial

Note 2: The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.


 $<sup>\</sup>mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \qquad \mathscr{\_} = \mathsf{LOW}\text{-to-HIGH} \; \mathsf{Transition}.$ 




#### **Functional Description**


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB<sub>n</sub>, SBA<sub>n</sub>) controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed.


The direction control (DIR<sub>n</sub>) determines which bus will receive data when  $\overline{OE}_n$  is LOW. In the isolation mode ( $\overline{OE}_n$ HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.





OE DIR CPAB CPBA SAR S. N











DIR	CPAB	CPBA	SAB	SBA
Н	~	Χ	L	Χ
Χ	Χ	_	Χ	L
Χ		Χ	Χ	Χ
Χ	Χ	~	Χ	Χ
	H X X		H	x

#### **Absolute Maximum Ratings**(Note 3) Parameter Units Symbol Value Conditions ٧ -0.5 to +7.0 Supply Voltage $V_{CC}$ ٧ DC Input Voltage -0.5 to +7.0 $V_{I}$ DC Output Voltage -0.5 to +7.0 Output in 3-STATE -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 4) DC Input Diode Current -50 V<sub>I</sub> < GND mΑ DC Output Diode Current V<sub>O</sub> < GND mΑ +50 $V_{O} > V_{CC}$ DC Output Source/Sink Current ±50 mΑ $I_{CC}$ DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ $I_{GND}$ Storage Temperature -65 to +150 °C $T_{STG}$

#### **Recommended Operating Conditions** (Note 5)

Symbol	Parameter	M.7	ıax	Units
V <sub>CC</sub>	Supply Voltage Operang Data etentic	2.0	3.6	٧
V <sub>I</sub>	Input Voltage	0	5.5	V
Vo	Output Voltage  -STATE	o 0	V <sub>CC</sub> 5.5	7 v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current $ \begin{array}{c} V_{CC} = 3.0V - 3.6V \\ V_{CC} = 2.0V - 3.0V \\ V_{CC} = 2.3V - 2.7V \\ \end{array} $	nse	±24 ±12 ±8	mA
T <sub>A</sub>	Free-Air Operating Temperatu	-10	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V- 0V, V <sub>C</sub> = 3.JV	0	10	ns/V

Note 3: The Absolute Maximum Rating of the under the solution of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values mended Operating Conditions of a will be solution on the conditions of the device operation.

Note 4: I<sub>O</sub> Absolute Maxim Rating mus erved

Note 5: Unused input. and normals held HIGH or LOW. They may not iloat.

# DC F' acti 'a. Characteristics

Symbol	l <sup>2</sup> aran.eter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Oymboi		Somming	(V)	Min	Max	Onits
V <sub>IH</sub>	HIGH (svel input Voltage		2.3 – 2.7	1.7		V
	I D'		2.7 – 3.6	2.0		•
V <sub>IL</sub>	I OW Level Input Voltage		2.3 – 2.7		0.7	V
$\langle \langle \langle \rangle \rangle$			2.7 – 3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.3 – 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	٧
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
ı	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
oz	3-STATE I/O Leakage	0 ≤ V <sub>O</sub> ≤ 5.5V	2.3 – 3.6		±5.0	
		$V_I = V_{IH}$ or $V_{IL}$	2.3 - 3.6		±3.0	μΑ
OFF	Power-Off Leakage Current	$V_I$ or $V_O = 5.5V$	0		10	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	$V_{CC}$ $T_A = -40^{\circ}C$ f		C to +85°C	Units
C)	. aramoto	- Communication	(V)	Min	Max	•
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μА
		3.6V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5V (Note 6)	2.3 – 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

Note 6: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	V <sub>CC</sub> =	2.7V	V <sub>CC</sub> = 2.5	5V ± 0.2V	Units
Symbol	Farameter	C <sub>L</sub> = 5	50 pF	C <sub>L</sub> = 5	50 pF	C <sub>L</sub> =	30 pF	Units
		Min	Max	Min	Max	Min	Max	1.
f <sub>MAX</sub>	Maximum Clock Frequency	170						ps
t <sub>PHL</sub>	Propagation Delay	1.5	5.2	1.5	.0	1.5	6.2	ns
t <sub>PLH</sub>	Bus to Bus	1.5	5.2	1.5	6.0	1	6.?	115
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1	1.0	1.5	7.2	ns
t <sub>PLH</sub>	Clock to Bus	1.5	6.0	1.5		1.5	7.2	115
t <sub>PHL</sub>	Propagation Delay	1.5	6.	1.5	7.0	15	7.2	ns
t <sub>PLH</sub>	Select to Bus	1.5	6.0		7.0	1.5	7.2	115
t <sub>PZL</sub>	Output Enable Time	1	7.5	1.5	3.5	4.0	9.8	ns
$t_{PZH}$		1.5	5	1.5	8.5	1.5	9.8	115
t <sub>PLZ</sub>	Output Disable Time	1.5	6.5	1.5	75	1:5	7.8	ns
$t_{PHZ}$		-	6.5	1.5	7.5	1.5	7.8	115
t <sub>S</sub>	Setup Time	2.5	14	2.5	-0	3.0		ns
t <sub>H</sub>	Hold Time	1.5	7.0	7.5	$\bigcirc$	2.0		ns
t <sub>W</sub>	Pulse Width	30	7 1	3.0		3.5		ns
t <sub>OSHL</sub>	Output to Output 5 Jw Note	), C	1.0 1.0	5/1/2				ns

Note 7: Skew is defined as the value above the specification applies and the same device. The specification applies and the same direction of the same dir

# Dyr ... ic Wining Characteristics

Symbo	Parameter	Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$	Units
Gymbe	Charameter	Conditions	(V)	Typical	Oille
V <sub>OLP</sub>	Oulet ()uput Dynamic Feak V <sub>C1</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
	IL OR	$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OL</sub> \	Quiet Output Dynar ic Velley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	-0.8	W
1712	RV	$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol Parameter		Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $F = 10$ MHz	20	pF

#### AC LOADING and WAVEFORMS Generic for LCX Family





FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)

Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
t <sub>PZH</sub> ,t <sub>PHZ</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-5. E Output High Encole and Disable Times for Logic



Proparation . lay Pulse Winth and  $t_{rec}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_R = t_F = 3ns$ )

Symbol	V <sub>CC</sub>				
Cymbo.	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V		
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2		
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2		
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V		
$V_{y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V		





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative