

June 2005 Revised August 2024

# 74LVT16374 • 74LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The LVT16374 and LVTH16374 contain sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to each byte and can be shorted together for full 16-bit operation.

The LVTH16374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These flip-flops are designed for low-voltage (3.3V) V<sub>CC</sub> applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16374 and LVTH16374 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

#### **Features**

- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused ir (74LVTH16374) also available without bushold (1.1 UVT16374)
- Live insertion/extraction r initted
- Power Up/Power Down igh npeda provides glitch-free bus load.
- Outputs sourc 'sink ' m, 34 m/\
- Functional col atibl with the 74 series 16374
- Latc. Ser manue excelede 500 mA
- 1 E 7 p forma...ce:

Hui n-L dy mcae! > 2000V

Machine meani > 200V

Lharged-device model > 1000V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (F3GA)


### **Ordering Code**

Order Number	F 'umper	Package Description
74LVT16374	3G' 4A	54 Ball Fine-Pitch Bail Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Note 1)/* , ie 2,	(Preliminary)	CK XX
74LVT165 MEA	M348,A	48-Lead Sma'l Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
(Note 2)	. C.V.	
74LVT16374M1D	MTD48	48 Leao Triin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
(Note 2)	1. 4	2
74LVTH1637.4G	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Note 1)(Note 2)	OK,	
7/L/11/16374MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
(Note 2)		
74LVTH16374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
(Note 2)		

Note 1: Ordering code "G" indicates Trays.


Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Logic Symbol**




### **Connection Diagrams**

Pin Assignment for SSOP and TSSOP



Pin Assignment fc FBGA



(Top Thru View)

### **Pin Descriptions**

Pin Names	Description
ŌE <sub>n</sub>	Output Enable Input (Active LOW)
CP <sub>n</sub>	Clock Pulse Input
I <sub>0</sub> –I <sub>15</sub> O <sub>0</sub> –O <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	3-STATE Outputs
NC	No Connect

### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	CP <sub>1</sub>	NC	I <sub>0</sub>
В	02	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	$\Box$ $$	, ;	l <sub>3</sub>	l <sub>4</sub>
D	O <sub>6</sub>	6	GNL	G D	15	I <sub>6</sub>
E	O <sub>8</sub>		GND	GND	17	I <sub>8</sub>
F	710	O <sub>9</sub>	ND.	GN:0	l <sub>9</sub>	I <sub>10</sub>
G	C -	1	Vcc	Vcc	I <sub>11</sub>	I <sub>12</sub>
	O <sub>14</sub>	ر <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
	15	NC	ŌE <sub>2</sub>	CP <sub>2</sub>	NC	I <sub>15</sub>

# Ti th Tables

SH,	mputs				
CF <sub>1</sub>	Œ,O	I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> -0 <sub>7</sub>		
17-7	115.	Н	Н		
4-04	L	L	L		
L	L	Χ	O <sub>o</sub>		
Х	Н	Х	Z		

	Inputs				
CP <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>		
~	L	Н	Н		
~	L	L	L		
L	L	Χ	O <sub>o</sub>		
Х	Н	X	Z		

H = HIGH Voltage Level

### **Functional Description**

The LVT16374 and LVTH16374 consist of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte.


Each flip-flop will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.

L = LOW Voltage Level


X = Immaterial

 $Z = HIGH\ Impedance \\ O_o = Previous\ O_o\ before\ HIGH\ to\ LOW\ of\ CP$ 

## **Logic Diagrams**







Please note that these diagrams are provided for the understanding of gic open on and should not be used to esting at propagation cleays.

### Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in High or Low State (Note 4)	V	
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
Io	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at High State	mΛ	
		128	V <sub>O</sub> > V <sub>CC</sub> Output at Low State	— mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

### **Recommended Operating Conditions**

Symbol	Parameter		M:	Max	Units
V <sub>CC</sub>	Supply Voltage	1	2.7	3.6	V
VI	Input Voltage	7/		5.5	V
I <sub>OH</sub>	High-Level Output Current	J	76	-32	mA
I <sub>OL</sub>	Low-Level Output Current	1.0	OK	64	mA
T <sub>A</sub>	Free-Air Operating Temperature	V	40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 0.0V	)T	05	710	ns/V

Note 3: Absolute Maximum continuous ratings are those values—ond who damage to the device may or act. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliation and operation under absolute maximum valed conditions is not implied.

Note 4: Io Absolute Maximum Rating must be obtained.

### DC Electrical Charac vristi s

Symbol	aramei	70	Vcu	T <sub>A</sub> = 40°	o to +85°C	Units	Conditions
Syllibol	aranie	RV.	(V)	Min	Max	Units	Conditions
V <sub>IK</sub>	Inr it C Voltage	<u> </u>	2.7		-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Inp. HIGH Voltr		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V <sub>IL</sub>	. ut w Voitage	CY 1	2.7–3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Oc out FriGH Voltage	21/1	2.7–3.6	V <sub>CC</sub> - 0.2			I <sub>OH</sub> = -100 μA
			2.7	2.4		V	I <sub>OH</sub> = -8 mA
	CALL OF	55	3.0	2.0			I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2		I <sub>OL</sub> = 100 μA
	281		2.7		0.5		I <sub>OL</sub> = 24 mA
7/2	QV.		3.0		0.4	V	I <sub>OL</sub> = 16 mA
KI.					0.5		I <sub>OL</sub> = 32 mA
			3.0		0.55		I <sub>OL</sub> = 64 mA
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μА	V <sub>I</sub> = 0.8V
(Note 5)			3.0	-75		μΛ	V <sub>I</sub> = 2.0V
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μА	(Note 6)
(Note 5)	Current to Change State		3.0	-500		μΛ	(Note 7)
II	Input Current		3.6		10		V <sub>I</sub> = 5.5V
		Control Pins	3.6		±1	μА	V <sub>I</sub> = 0V or V <sub>CC</sub>
		Data Pins	3.6		-5	μΛ	$V_I = 0V$
		Data Filis	3.0		1		$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power Up/Down 3-STATE Output Current		0-1.5V		±100	μА	V <sub>O</sub> = 0.5V to 3.0V
			0-1.50		±100	μΑ	$V_I = GND \text{ or } V_{CC}$
I <sub>OZL</sub>	3-STATE Output Leakage Curre	ent	3.6		-5	μΑ	$V_0 = 0.5V$
I <sub>OZH</sub>	3-STATE Output Leakage Curre	ent	3.6		5	μΑ	V <sub>O</sub> = 3.0V
I <sub>OZH</sub> +	3-STATE Output Leakage Curre	ent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$

### DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	
Зуппоот	Parameter	(V)	(V) Min		Units		
I <sub>CCH</sub>	Power Supply Current	3.6		0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current	3.6		5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current	3.6		0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ ,	
						Outputs Disabled	
$\Delta I_{CC}$	Increase in Power Supply Current	3.6		0.2	mA	One Input at V <sub>CC</sub> - 0.6V	
	(Note 8)					Other Inputs at V <sub>CC</sub> or GND	

Note 5: Applies to bushold versions only (74LVTH16374).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

### **Dynamic Switching Characteristics** (Note 9)

Symbol	Parameter	V <sub>CC</sub>	V <sub>CC</sub> T <sub>A</sub> = 25°C			Conditions
Cymbo.	i didilicici	(V)	Min Typ Max		Max	$C_L = 50 \text{ pF, } R_L = 500\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		(Note 10)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V (Note 10)

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V + V. C out Vertes weld LOW.

#### **AC Electrical Characteristics**


			<u> </u>	<u> '' '' '</u> .		
		, TA==				
Symbol	Parameter	V <sub>CC</sub> 3.	3V ± 0.3V	/cc=	2.7V	Units
		Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequer	160		160		MHz
t <sub>PHL</sub>	Propagation Delay	19	43	1.9	4.6	ns
t <sub>PLH</sub>	CP to O <sub>n</sub>	1.6	4.5	1.6	5.2	115
t <sub>PZL</sub>	Output F \ab.	1.3	4.4	1.3	5.0	ns
t <sub>PZH</sub>		V.0.)	4.5	1.0	5.4	115
t <sub>PLZ</sub>	Jutpu isa. Time	1.5	4.6	1.5	4.8	ns
t <sub>PHZ</sub>		2.0	5.0	2.0	5.4	113
t <sub>S</sub>	S. in line	1.8		2.0		ns
t <sub>H</sub>	Hold Time	0.8		0.1		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		ns
toshl	Oนเวเนี to Output Skew (Note 1)		1.0		1.0	ns
toslh	P QV		1.0		1.0	115


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH).


### Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$ , $V_O = 0V$ or $V_{CC}$	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.







48-Lea 17 hin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlitt@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative