

August 2024

74LVT573, 74LVTH573 Low Voltage Octal Transparent Latch with 3-STATE Outputs

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH573), also available without bushold feature (74LVT573)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32mA/+64mA
- Functionally compatible with the 74 series 573
- Latch-up performance exceeds 500mA
- ESD performance:
 - Human-body model > 2000V
 - Machine model > 200V
 - Charged-device model > 1000V

General Description

The LVT573 and LVTH573 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable $(\overline{\text{OE}})$ is LOW. When $\overline{\text{OE}}$ is HIC $_{\rm opt}$, the bus output is in the high impedance state.

The LVTH57 de amputs include bushold, eliminating the need for eiter al pull-up resistors to hold unused inputs

The conditions are designed for low-voltage (3.3V) conjugations, but with the capability to provide a TTL in face to a 5V environment. The LVT573 and LVTH573 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.


Ordering Information

	Pa kane	70. CO 1/1/2
Order Numb r	. ui. ber	Package Description
74LVT573WM	M20B	20-cead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT573MSA	MSA20	26-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LVT573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH573MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LVTH573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram




Pin Description

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
O ₀ -O ₇	3-STATE Latch Outputs

Functional Description

The LVT573 and LVTH573 cent. In eight D-type latches with 3-STATE standard of upute $V_{\rm c}$ in the latch Enable (LE) input is HIGH, it is on it. Do inputs enters the latches. In this could not be cate each time its D-type input changes. When Lore LOW, the latches store the information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ($\overline{\rm OE}$) input. When $\overline{\rm OE}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\rm OE}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Symbols



Truth Table

201	Inputs		Outputs
LE	ŌĒ	D _n	On
X	Н	X	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

 O_0 = Previous O_0 before HIGH to LOW transition of Latch Enable

Logic Diagram



Please note that this diagram is provided only for the understanding of logic of refunds a should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +4.6V
VI	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage	
	Output in 3-STATE	-0.5V to +7.0V
	Output in HIGH or LOW State ⁽¹⁾	-0.5V to +7.0V
I _{IK}	DC Input Diode Current, V _I < GND	-50mA
I _{OK}	DC Output Diode Current, V _O < GND	-50mA
Io	DC Output Current, V _O > V _{CC}	100
	Output at HIGH State	64mA
	Output at LOW State	128mA
I _{cc}	DC Supply Current per Supply Pin	±64mA
I _{GND}	DC Ground Current per Ground Pin	±128mA
T _{STG}	Storage Temperature	-65°C to +150°C

Note:

1. I_O Absolute Maximum Rating must be observed.

Recommended Operating C Indit ons

The Recommended Operating C inditions is defines the conditions for actual device operation. Recommended operating conditions are sportfield to enforce the datasheet specifications. Fairchild does not recommend exceeding the more designing to absolute maximum ratings.

Symbol	Parameter	Min	Max	Units
V _{CC}	pply /oltage	2.7	3.6	V
VI	Inp. Voltage	0	5.5	V
I _{OH}	HIGH Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
TA	Free-Air Operating Temperature		85	°C
Δt / ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

DC Electrical Characteristics

					$T_A = -40$ °C to +85°C		
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Typ. ⁽²⁾	Max.	Units
V _{IK}	Input Clamp Diode Voltage	2.7	I _I = -18mA			-1.2	V
V _{IH}	Input HIGH Voltage	2.7–3.6	$V_0 \le 0.1V$ or	2.0			V
V _{IL}	Input LOW Voltage	2.7–3.6	$V_O \ge V_{CC} - 0.1V$			0.8	V
V _{OH}	Output HIGH Voltage	2.7–3.6	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V
		2.7	$I_{OH} = -8mA$	2.4			
		3.0	$I_{OH} = -32mA$	2.0			
V _{OL}	Output LOW Voltage	2.7	$I_{OL} = 100 \mu A$			0.2	V
			I _{OL} = 24mA			0.5	
		3.0	I _{OL} = 16mA			0.4	
			$I_{OL} = 32mA$			0.5	
			$I_{OL} = 64 \text{mA}$	KO		6.55	
I(HOLD) ⁽³⁾	Bushold Input Minimum	3.0	V _I = 0.8V	7	1000		μA
	Drive		V _I = 2.0V	75	10,		
I _{I(OD)} (3)	Bushold Input Over-Drive	3.0	(4)	500	-		μA
À	Current to Change State		(5)	2-500			
I _I	Input Current	3.6	V - 5. V	7, 00,	N	10	μA
	Control Pins	s 3.6	V _I · OV c V _{CC}	156.1	(O,	±1	
	Data Pins	q	V _I = V	DIN TO		-5	
			$\sqrt{I} = \sqrt{CC}$			1	
I _{OFF}	Power Off Leakage Curren	0	$0.7 \le V_1 c_1 V_0 \le 5.5 V_1$			±100	μA
I _{PU/PD}	Power up/down 3-5 TATE Output Curr	0-1.5	$V_O = 0.5V$ to 3.0V, $V_I = GND \text{ or } V_{CC}$			±100	μA
1.	3-STATL Output L skage	3.6	$V_O = 0.5V$			– 5	
I _{OZL}	C' t suiput L'akage		VO=013V			_5	μA
I _{OZH}	3 STATI Output Leakage	3.6	$V_O = 3.0V$			5	μA
	Cu er	CE	V			40	
I _{OZH} +	3-STATE Output Lenkage Current	3.6	$V_{CC} < V_O \le 5.5V$			10	μA
I _{CCH}	Power Supply Current	3.6	Outputs HIGH			0.19	mA
I _{CCL}	Power Supply Current	3.6	Outputs LOW			5	mA
I _{CCZ}	Power Supply Current	3.6	Outputs Disabled			0.19	mA
I _{CCZ} +	Power Supply Current	3.6	V _{CC} ≤ V _O ≤ 5.5V, Outputs Disabled			0.19	mA
Δl _{CC}	Increase in Power Supply Current ⁽⁶⁾	3.6	One Input at $V_{CC} - 0.6V$, Other Inputs at V_{CC} or GND			0.2	mA

Notes:

- 2. All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.
- 3. Applies to bushold versions only (74LVTH573).
- 4. An external driver must source at least the specified current to switch from LOW-to-HIGH.
- 5. An external driver must sink at least the specified current to switch from HIGH-to-LOW.
- 6. This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics⁽⁷⁾

			Conditions	1	T _A = 25°C		
Symbol	Parameter	V _{CC} (V)	$C_L = 50 pF, R_L = 500 \Omega$	Min.	Тур.	Max.	Units
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	(8)		0.8		V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	(8)		-0.8		V

Notes:

- 7. Characterized in SOIC package. Guaranteed parameter, but not tested.
- 8. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

			T _A = -	–40°C to + 50pF, P	2005	GIGN	
		V _{cc}	= 3.3V ±	0.3	vcc.	2.7V	
Symbol	Parameter	Min.	Typ. ⁽⁹⁾	Vla	Min	Max.	Units
t _{PHL}	Propagation Delay, D _n to O _n	1.5		1.4	1.5	4.9	ns
t _{PLH}		1.5	122	4.1)	1.5	4.7	
t _{PHL}	Propagation Delay, LE to O _n	7		4.4	1.9	4.9	ns
t _{PLH}		1.9	105	1 .4	1.9	5.0	
t _{PZL}	Output Enable Time	1.5	EL	5.1	1.5	6.6	ns
t _{PZH}		1.5	140	5.1	1.5	5.9	
t _{PLZ}	Output Disable 7 me	2.0	, 2	4.6	2.0	4.9	ns
t _{PHZ}	RE	2.0	£0,	4.9	2.0	5.5	
t _S	Setup Time, on) LE	0.7			0.6		ns
t _H	IOIC TITI LO LE	1.5			1.7		ns
t _W	E Pi se Width	3.0			3.0		ns
t _{OSHL} , t _{OSLH}	Output to Output Sirew (10)			1.0		1.0	ns

Notes:

- 9. All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.
- 10. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance⁽¹¹⁾

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V or V_{CC}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	6	pF

Note:

11. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.




Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued) 12.6±0.10 0.40 TYP -A-20 11 12 5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-10 3.9 △ 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT. 1.27 TYP PATIERN RECOMMENDATION ALL LEAD TIPS △ 0.1 C 2.1 MAX.--C-0.15 - 0.251.27 TYP 7° TYP S AKE IN MILLIMETERS GAGE PLANE NOTES: 0°-8° TYP A. CONFORMS TO EIAJ EDR-7320 PEGISIRATION, ESTA SUISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60 ± 0.15 SEATING PLANE 1.25 -DETAIL A

Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

M20DREVC

Physical Dimensions (Continued) 0.68 TYP В 9.12 5.58 5.3±0.30 7.8 10 3.9 ○ 0.2 C A B PIN #1 IDENT. COMMENDATIONS △ 0.10 C ALL LEAD TIPS 2.0 MAX. 0.65 TYP 0.22-0.38 ⊕ 0.15(C AS) С 0° MIN. GAGE PLANE 0.25 NOTES: A. CONFORMS TO JECEC REGISTRATION MOVING VARIATION AT, DATE 1/94. B. DIMENSIONS ARE IN MILLIMFIERS. 0.75±0.2 DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE (1.25)D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M - 1994. DETAIL A

MSA20REVB

Figure 3. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued) 5.5±0.1 -A--0.20 وحا 4.16 6,4 4.4±0.1 -B-3,2 □ 0.2 C B A 0.65 ALL LEAD PIN #1 IDENT. O.1 C 1.2 -C-0.09-0.20 0.65 -12.00° BS CO R0.09min GAGE PLANE ARE 8 0.25 SEATING PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, REF 1/015 6, DATE 7/93. VARIATION AC, -0.6±0.1 R0.09min B. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A

MTC20REVD1

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx[®]
Build it Now[™]
CorePLUS[™]
CROSSVOLT[™]
CTL[™]

Current Transfer Logic™ EcoSPARK[®] EZSWITCH™ *

FZ^m F[®]

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series[™]

FACT[®]
FAST[®]
FastvCore[™]
FlashWriter[®]*

FPS™ FRFET®

Global Power ResourceSM

Green FPS™

Green FPS™e-Series™

GTO™
i-Lo™
IntelliMAX™
ISOPLANAR™
MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFE1° QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM®

STEALTH™
SuperFET
Super OT™
Su, arS T™6
Supe SO ™

SupreMOS™ SyncFET™

SYSTEM ®
GENERAL
The Power Franchise®

Financhise

TinyBoost™
TinyBoost™
TinyBogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPwiia™
USerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE PIGH. TO. FE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTIO, OK. S. N. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT O. CIRCL TOLSCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF CHILD TOLSCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF CHILD THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICA

FAIRCHILD'S PROTUS 'S A 'E ... A AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITH UT THE RESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are interpreted for surgical in plant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33

^{*} EZSWITCH™ and FlashWriter® are trademarks of System G. .eral. `or, ration, used under license by Fairchild Semiconductor.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative