




1.MAIN_RT1052




#	修改日期	修改内容
1		
2		
3		

(2-1) 5V(12V) SYS




(2-2) 3V3 SYS





#	修改日期	修改内容
1		
2		
3		

3. i.MX-RT1052 PWR & CLK





(3-1) i.MX-RT1052 PWR & CLK



#	修改日期	修改内容
1		
2		
3		

4. i.MX-RT1052_BOOT

(4-1) BT MODE SELECT



(4-2) FLASH & SD BOOT TYPE


Table 8-8. Boot device selection

BOOT_CFG1[7:4]	Boot device
0000b	Serial NOR boot via FlexSPI
01xxb	SD Boot via uSDHC
10xxb	eMMC/MMC boot via uSDHC
001xb	SLC NAND boot via SEMC
0001b	Parallel NOR boot via SEMC
11xxb	Serial NAND boot via FlexSPI


BOOT TYPE	BT_CFG2_3	BT_CFG2_2	BT_CFG2_1	BT_CFG2_0	BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG1_3	BT_CFG1_2	BT_CFG1_1	BT_CFG1_0
QSPI FLASH	Loop 0-DIS 1-EN	FLASH_TYPE 000-3Byte 001-4Byte		0000-QSPI Flash 01xx-SD			HOLD TIME 00-500us 01-1ms 10-3ms 11-10ms		加密XIP 0-DIS 1-EN		Reserved	
默认电平	0	000		0000			00		0		0	
SD	Loop 0-DIS 1-EN	Reserved	Bus Width 0-1bit 1-4bit	SD VS 0-3.3V 1-1.8V	0	1	SD/SDXC Speed 00-N/SDR12 01-H/SDR25 10-SDR50 11-SDR104		SD Cy EN 0-DIS 1-EN	SD CLK SLE 0-SD 1-direct	Port Select 0-SD1 0-SD2	Fast Boot 0-Regular 1-Fast BT

#	修改日期	修改内容
1		
2		
3		


5. i.MX-RT1052_RST & KEY




(5-1) RT1052 RST



(5-2) RT1052 FUN Button




(5-3) SYS WDG RST



#	修改日期	修改内容
1		
2		
3		

6. i.MX-RT1052 SEMC

(6-1) i.MX-RT1052 SEMC




#	修改日期	修改内容
1		
2		
3		

立功科技


设计人员	*	设计日期	*	图纸名称	i.MX-RT1052 SEMC	图纸描述	Ametal开发平台-I.MXRT1050 外部存储器控制器					
审核人员	*	审核日期	*	产品名称	Ametal开发平台-I.MXRT1050	产品型号	套件	Easy-RT1052	图纸版本	Rev.D	第 6 张 / 共 16 张	A4

7. i.MX-RT1052_Peripherals


(7-1) USB OTG1 & HOST2



(7-2) SD & SPI FLASH





(7-3) i.MXRT1052 Others



#	修改日期	修改内容
1		
2		
3		

8. QSPI Flash



(8-1) QSPI Flash



#	修改日期	修改内容
1		
2		
3		

9. SDRAM_IS42S16160J-7TLI


(9-1) SDRAM-32MB




#	修改日期	修改内容
1		
2		
3		




(10-1) ENET PHY




(10-2) PHY CFG & ADD



(10-3) PHY CFG & CLK






(10-4) PHY Analog






#	修改日期	修改内容
1		
2		
3		

11.<图纸名称>

(11-1) USB_OTG1




(11-2) USB_HOST2








#	修改日期	修改内容
1		
2		
3		

12.<图纸名称>




(12-1) SD CARD(3V3)

尽量平行等长处理
走线尽量在同一层





#	修改日期	修改内容
1		
2		
3		

13.SWD & UART1




(13-1) SWD & UART1










#	修改日期	修改内容
1		
2		
3		

14.LCD_RGB565





(14-1) LCD RGB565



0.5FFC-50S,上掀下接

#	修改日期	修改内容
1		
2		
3		

(15-1) Wi-Fi



信号参考时钟，此晶振参数有要求

等长平行同一层走线

WLAN 接口模式选择
当MODE_SEL引脚拉低为SDIO模式，下拉电阻为0
当MODE_SEL引脚拉高为SPI模式，上拉电阻10K





SDIO	SPI Mode	
DATA0	DO	DATA Output
DATA1	IRQ	Interrupt
DATA2	NC	Not Used
DATA3	CS	Card Select
CLK	SCLK	Clock
CMD	DI	DATA Input

Active low WLAN reset signal

#	修改日期	修改内容
1		
2		
3		



16.Others & Buzzer & CSI

(16-1) Others-1 & CSI



座子, 1.10.01.0133
软排线, 1.11.07.0148

(16-2) Others- 2 & Buzzer



#	修改日期	修改内容
1		
2		
3		