





## JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



May, 2024

## **FAN5904**

## Multi-Mode Buck Converter for GSM/EDGE, 3G/3.5G and 4G PAs

#### **Features**

- 2.7 V to 5.5 V Input Voltage Range
- V<sub>OUT</sub> Range from 0.40 V to 3.50 V (or V<sub>IN</sub>)
- Single 470 nH Small Form Factor Inductor
- 35 mΩ Integrated Bypass FET
- 100% Duty Cycle for Low Dropout Operation
- Input Under-Voltage Lockout / Thermal Shutdown
- 1.71 mm x 1.71 mm, 16-Bump, 0.4 mm Pitch WLCSP

#### ■ High Power PWM Mode

- Up to 95% Efficient Synchronous Operation in High P<sub>OUT</sub> Conditions
- Output current up to 2.3 A
- 10 µs Output Voltage Step Response for Early GSM Tx Power-Loop Settling
- 3MHz PWM Mode

#### Low Power Auto Mode

- Up to 95% Efficient Svr no Opera on at Higher P<sub>OUT</sub> Conditio
- Output Current up to 2 A
- 6 MHz F 'M Onera' in at High Power and PFivings.
   ion Louisian ower
- B ass N de
  - o L to A Lora Current

#### Applications

- Dynamic Supply Bias for Polar of Linear GSM/EDGE PAs and 3G/3.5G and 4G PA.
- Dynamic Supply Bias in GSM/EDGE Quad Band Amplifiers for Mobile Handsets and Data Cards

#### Description

The FAN5904 is a high-efficiency, low-noise, synchronous, step-down, DC-DC converter optimized for powering Radio Frequency (RF) Power Amplifier As) in handsets and other mobile applications. In gh-Pc or Mode, GSM Typower is enabled. In Low-Pc or Mode, up to 3.0 % is supported, enabling in 3.29 dBn authopower or 3C/3.5G and 4G platforms

The output voltay my handward from 0.40 V to 5 0 V, phonomial to an analog input voltage VCON ngir from 0.16 V to 1.40 V, optimizing powers of eff. and sit on times of less than 10 µs are active wing excellent inter-slot cettling.

in grated bypas s FET is automatically enabled when the battery voltage and voltage drop across the DC-DC PMOS dovice are within a set voltage range of the desired output voltage (Volta = VBAT - Venos - VBP\_TH). This dynamic bypass feature enables the FAI 15904 to support heavy load currents under the most stringent VSWR conditions while maintaining high efficiency and superior spectral performance. The bypass FET may also be enabled by providing a VCON voltage nominally greater than or equal to 1.5 Verby driving BPEN high.

The FAN5904 operates in PWM Mode with a 6 MHz switching frequency in Low-Power Mode and at 3 MHz in High-Power Mode, which limits high-frequency spur levels. It uses a single, small form factor inductor of 470 nH. In addition, PFM operation is allowed in Low-Power Mode to improve efficiency at low load currents.

The FAN5904UC00X option allows PFM Mode only when  $V_{OUT}$  is less than 1 V, while the FAN5904UC01X permits PFM Mode at higher voltages for applications that can tolerate larger output ripple and that demand optimal low-to-moderate load current efficiency.

## Ordering Information

Part Number	LPM Mode PFM	Output Voltage	Temperature Range	Package	Packing
FAN5904UC00X	V <sub>OUT</sub> < 1 V	0.4 V to PVIN		1.71 mm x 1.71 mm, 16-Bump 0.4 mm Pitch, Wafer-Level	Tape and Reel
FAN5904UC01X	All V <sub>OUT</sub>	0.4 V 10 1 V 11 V	40 0 10 100 0	Chip-Scale Package (WLCSP)	rape and rece

## **Block Diagrams**




Figure 1. To acal Application




Figure 2. Simplified Block Diagram

## **Pin Configuration**




Figure 3. Bumps Face Down - Top-Through View




Figure 4. Sumps Table Up

## **Pin Definitions**

	Pin#	Name	Description	
	alog grand, reference ground for the IC. Foliow PCB routing notes for connecting this pin.			
	A4, B4	В	Occurry cage sense pin. Connect to V <sub>OUT</sub> to establish feedback path for regulation point. Connect getner on PCB.	
	D4	1_SNS	eedback Serise pin. Connect to FB pins on PCB.	
		V	Erables switcher when HIGH: Shutdown Mode when LOW. This pin should not be left floating.	
D. VCON Analog control pin. Shield signal routing against noise.				
	D1	AV.N	Analog supply voltage input. Connect to PVIN.	
	C3	3PEN	Force bypess when HIGH; Auto bypass when LOW. This pin should not be left floating.	
	C4 0	SYNC	Exter 1a clock synchronization input. When SYNC is HIGH, the DC-DC does not allow PFM Mode. Tile SYNC to AGND if not used or in Auto-PFM Mode. This pin should not be left floating.	
	D3	MODE	Low-Power Auto Mode / High-Power PWM Mode select. When MODE = 1, the DC-DC is configured for 6MHz Low-Power Auto Mode. When MODE = 0, the DC-DC is configured for 3MHz High-Power PWM Mode. This pin should not be left floating.	
	A3, B3	PVIN	Supply voltage input to the internal MOSFET switches. Connect to input power source.	
	A2, B2	SW	Switching node of the internal MOSFET switches. Connect to output inductor.	
I ALBI PUNIL			Power ground of the internal MOSFET switches. Follow routing notes for connections between PGND and AGND.	

## **Absolute Maximum Ratings**

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
	Voltage on AVIN, PVIN			6.0	V
V <sub>IN</sub>	Voltage on Any Other Pin			AV <sub>IN</sub> + 0.3	V
T <sub>J</sub>	Junction Temperature		-40	+125	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature (10 Seconds)			+260	°C
ESD	Electrostatic Discharge Protection Level	Human Body Model, JESD22-A114	7.0		ΛΫ́
ESD	Electrostatic Discharge Protection Level	Charged Device Model, JESD2? 101			PKV

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the condition and all decide operation. Recommended operating conditions are specified to ensure optimal performance to the data here. Perifications. Fairchild alles not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Paramet	Min.	Гур	Max.	Unit
V <sub>IN</sub>	Supply Voltage Range	2.7		5.5	V
V <sub>OUT</sub>	Output Voltage Range	0.35		<v<sub>IN</v<sub>	<b>V</b>
I <sub>OUT_BYP</sub>	Output Current (Bypass lode)	150		3.0	Α
I <sub>OUT_LP_MODE</sub>	Output Current Pov Mod			1.2	Α
I <sub>OUT_HP_MODE</sub>	Output Currer High-Pawer wode)			2.3	Α
	Indur a for Sm. St. F. B Footp. int		470		nΗ
L	Huc. Si G imum Efficiency Performar ce		1.0		μH
CIM	Inp Caur <sup>(1)</sup>		10		μF
C T	Itp. Capacito		2 x 4.7		μF
T <sub>A</sub>	perating Ambient Temperature Rango	-40	/	+85	°C
TJ	Operating Junction Temperature Range	-40		+125	°C

#### Note:

1. A large enough input capacitor value is required for limiting the input voltage drop during GSM bursts, bypass transitions, or during large output voltage transitions.

## **Dissipation Ratings**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Θја	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>		80		°C/W

#### Note:

 Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed junction temperature T<sub>J(MAX)</sub> at a given ambient temperate T<sub>A</sub>.

## **Electrical Characteristics, All Power Modes**

 $V_{IN}$  =  $V_{OUT}$  + 0.6 V,  $I_{OUT}$  = 200 mA, EN =  $V_{IN}$ ,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C and  $V_{IN}$  = 3.7 V.

Parameter	Condition	Min.	Тур.	Max.	Unit
olies					
Input Voltage range	I <sub>OUT</sub> ≤ 2.3 A	3.0		5.5	V
Shutdown Supply Current	EN = 0 V		1.0	3.0	μA
Lindar Valtaga Laakaut Thrashald	V <sub>IN</sub> Rising	2.30	2.45	2.60	V
Onder Voltage Lockout Threshold	Hysteresis		175		mV
ol					- 1
Logic Threshold Voltage	Input HIGH Threshold	1.2			-/(G)
EN, BPEN, SYNC, MODE	Input LOW Threshold			0.4	51
Logic Control Input Bias Current EN, BPEN, SYNC, MODE	V <sub>IN</sub> or GND		0.61	1.00	μΑ
trol					
V <sub>CON</sub> Forced Bypass Enter	$V_{CON}$ Voltage that Force By, $ss$ : $V_{IN} = 2.70 \text{ V} \cdot 4$ .	1.60	Mr		V
V <sub>CON</sub> Forced Bypass Exit	V <sub>CON</sub> V uge at L 'ts Forced; Byr V <sub>IN</sub> = 2 0 V 4.75 V	70	S.L.	7,4	V
Gain in Control Range: 0.16 V to 1.40 V	IDEL	OU	2.5		
V <sub>OUT</sub> Accuracy	2.5 x V <sub>COW</sub>	-50		+50	mV
	1001	SO.			
Bypass FET Resigner	-Ola - 1 16		35		mΩ
Bypass Mode ( tput Voltageop	ош = 2 А		70		mV
erature ' - ctic	AL SO				
Cord vaca to Protection	Rising Temperature		+150		°C
C - rempera de Protection	Hysteresis		+20		°C
	Shutdown Supply Current  Under Voltage Lockout Threshold  Tol  Logic Threshold Voltage EN, BPEN, SYNC, MODE  Logic Control Input Bias Current EN, BPEN, SYNC, MODE  Itrol  VCON Forced Bypass Enter  VCON Forced Bypass Exit  Gain in Control Range: 0.16 V to 1.40 V  VOUT Accuracy	Input Voltage range  Shutdown Supply Current  Under Voltage Lockout Threshold  Under Voltage Lockout Threshold  Logic Threshold Voltage EN, BPEN, SYNC, MODE  Logic Control Input Bias Current EN, BPEN, SYNC, MODE  Von Forced Bypass Enter  Von Forced Bypass Exit  Sain in Control Range: 0.16 V to 1.40 V  Vout Accuracy  Input HIGH Threshold Input LOW Threshold  Vin or GND  Von GND  Von Voltage that Force By, ss. Von 2 ge at £ its Forced; Byr 2 vin 2 0 v 4.75 v  Sain in Control Range: 0.16 V to 1.40 V  Vout Accuracy  Bypass FET Resing a e  Bypass Mode ( tiput Voltage 2.0p 201 = 2 A  Bypass Mode ( tiput Voltage 2.0p 201 = 2 A  Bypass Mode ( tiput Voltage 2.0p 201 = 2 A  Bypass Fet Resing a e  Rising Femperature	Input Voltage range  Shutdown Supply Current  Under Voltage Lockout Threshold  Under Voltage Lockout Threshold  Logic Threshold Voltage EN, BPEN, SYNC, MODE  Logic Control Input Bias Current EN, BPEN, SYNC, MODE  Logic Control Input Bias Current EN, BPEN, SYNC, MODE  Von Forced Bypass Enter  Von Forced Bypass Exit  Von Forced Bypass Exit  Von Forced Bypass Exit  Von Voltage that Force By services  Von Voltage that Force By services  Von Voltage at Late Test Forced; Byr and A75 V  Gain in Control Range: 0.16 V to 1.40 V  Vour Accuracy  Rising Temperature	Input Voltage range	Input Voltage range

#### Not€

Note
3. By ass Ft | resistance does not include PFET RDSON and inductor DCR in parallel with the bypass FET in Bypass Mode.

#### **Electrical Characteristics, Low-Power Auto Mode (MODE = 1)**

 $V_{IN}$  =  $V_{OUT}$  + 0.6 V,  $I_{OUT}$  = 200 mA, EN =  $V_{IN}$ ,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C and  $V_{IN}$  = 3.7 V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Oscillator	/ Synchronization					
$f_{SW}$	Average Oscillator Frequency		5.4	6.0	6.6	MHz
f <sub>SYNC</sub>	Synchronization Frequency Range <sup>(4)</sup>		4.8	6.0	7.2	MHz
DC-DC					•	
Б	PMOS On Resistance	V <sub>IN</sub> = V <sub>GS</sub> = 3.7 V		210		mΩ
$R_{DSON}$	NMOS On Resistance	$V_{IN} = V_{GS} = 3.7 \text{ V}$		.75		mΩ
I <sub>LIMp</sub>	P-Channel Current Limit		1.35	1.6	1.95	_ ((
I <sub>LIMn</sub>	N-Channel Current Limit		.00	1.30	1.70	SA
V <sub>OUT_MIN</sub>	Minimum Output Voltage	V <sub>CON</sub> = 0.16 V	0	.+0	0.45	V
V <sub>OUT_MAX</sub>	Maximum Output Voltage	V <sub>CON</sub> = 1.40 V	15	3.50	3.55	V
DC-DC Eff	iciency			164		
		V <sub>OUT</sub> = 3.1 V, I <sub>L</sub> = 25 mA	0	95		
$\eta_{Power}$	Power Efficiency, Low-Power Auto Mode, V <sub>IN</sub> = 3.7 V	V <sub>OUT</sub> = 1.8 V OAL 720	.0	90	1	%
	Low-Fower Auto Mode, VIN = 3.7 V	V <sub>OU</sub> 5 V, I <sub>L</sub> 2 = 7 mA	6	65	7/4	
Output Re	gulation		109	7		
V <sub>OUT_RLine</sub>	V <sub>OUT</sub> Line Regulation	3. ⟨V <sub>IN</sub> ≤ 7	0, "	+5		mV
V <sub>OUT_RLoad</sub>	V <sub>OUT</sub> Load Regulation	∠	- P	+25		mV
V <sub>BYPSLEW</sub>	V <sub>OUT</sub> Slew Rate	Puring Bypass Enabling	20	0.25		V/µs
V <sub>BP_ThH</sub>	Voltage Threshold tel vpass	VIN - VPNOS - VOLT	140	190	240	mV
V <sub>BP_ThL</sub>	Voltage Thresho to Exit Rypaus	/ <sub>IN</sub> – V <sub>OUT</sub>	340	400	440	mV
	Circ. Ci	PFM Mode, VIN = 3.8 V,		11		
$V_{OUT\_Ripple}$	Voit R Nota	J <sub>OUT</sub> < .00 mA			m'	mV
	700	PWM Mode. V <sub>IN</sub> = 3.8 V		4		
Timir	SC		1	1	I	
tss	S' .tup Time	$V_{IN} = 3.7 \text{ V}, V_{OUT} \text{ from } 0 \text{ V to}$ $13.1 \text{ V}, C_{OUT} = 2 \times 4.7 \mu\text{F}, 10 \text{ V},$		50	60	μs
133	MUSILE'SE	X5R				μο
t <sub>DC-DC_TR</sub>	V <sub>CUT</sub> Step Response Rise 7 in e <sup>(3)</sup>	$V_{OUT}$ from 5% to 95%, $\Delta V_{OUT}$ < 2 V (1.4 V – 3.4 V), $R_{LOAD} \le 7$ Ω			10	μs
tbc-06_7F	V <sub>OUT</sub> Step Response Fall Time <sup>(5)</sup>	$V_{OUT}$ from 95% to 5%, $\Delta V_{OUT}$ < 2 V (3.4 V – 1.4 V), $R_{LOAD} \le 7$ Ω			10	μs
t <sub>DC-DC_CL</sub>	Maximum Allowed Time for Consecutive Current Limit <sup>(6)</sup>			40		μs
t <sub>DCDC_CLR</sub>	Consecutive Current Limit Recovery Time <sup>(4)</sup>			180		μs

#### Notes:

- 4. Guaranteed by design; not tested in production.
- 5. Guaranteed by design; not tested in production. Voltage transient only. Maximum specified  $V_{OUT}$  transition step is 3.1 V. Assumes  $C_{OUT} = 2 \times 4.7 \mu F$ .
- 6. Protects part under short-circuit conditions. After 40 μs nominally, operation halts and restarts after 180 μs nominally. Under heavy capacitive loads, V<sub>CON</sub> slew rate should be reduced to avoid consecutive current limits. Under typical conditions for a 3 V change at the output, a capacitive only load of up to 40 μF is supported (assuming a step at the V<sub>CON</sub> input).

### **Electrical Characteristics, High-Power PWM Mode (MODE = 0)**

 $V_{IN}$  =  $V_{OUT}$  + 0.6 V,  $I_{OUT}$  = 200 mA, EN =  $V_{IN}$ ,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C and  $V_{IN}$  = 3.7 V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Oscillator	/ Synchronization					
f <sub>SW</sub>	Average Oscillator Frequency		2.7	3.0	3.3	MHz
f <sub>SYNC</sub>	Synchronization Frequency Range <sup>(7)</sup>		2.4	3.0	3.6	MHz
DC-DC						
В	PMOS On Resistance	$V_{IN} = V_{GS} = 3.7 \text{ V}$		105		mΩ
$R_{DSON}$	NMOS On Resistance	$V_{IN} = V_{GS} = 3.7 \text{ V}$		-72		mΩ
$I_{LIMp}$	P-Channel Current Limit		2.7	3.5	3.9	
I <sub>LIMn</sub>	N-Channel Current Limit		٥.،	1.3	1.7	A
$V_{\text{OUT\_MIN}}$	Minimum Output Voltage	V <sub>CON</sub> = 0.16 V	0	.+0	0.45	V
$V_{\text{OUT\_MAX}}$	Maximum Output Voltage	V <sub>CON</sub> = 1.40 V	15	3.50	3.55	V
DC-DC Eff	iciency			1150		
m	Power Efficiency,	$V_{OUT} = 3.3 \text{ V}, I_L = 1.c$	0	92		%
$\eta_{Power}$	High-Power Auto Mode, $V_{IN} = 3.7 \text{ V}$	V <sub>OUT</sub> = 2.0 \ <sub>OAL</sub> = 0.∠		વદ		70
<b>Output Re</b>	gulation		6		$O_{L_d}$	
$V_{\text{OUT\_RLine}}$	V <sub>OUT</sub> Line Regulation	1 ≤ V <sub>IN</sub> 3.7	103	+5	)	mV
V <sub>OUT_RLoad</sub>	V <sub>OUT</sub> Load Regulation	2L 7A ≤ IOL ≤ 2000 7.4	0,"	F25		mV
V <sub>BYPSLEW</sub>	V <sub>OUT</sub> Slew Rate	Bypass Fnauling		0.25		V/µs
V <sub>BP_ThH</sub>	Voltage Threshold to Ente 3ypass	VIN - VPMOS - VOUT	295	340	385	mV
$V_{BP\_ThL}$	Voltage Threshold it Lass	VIN - V DUT	550	650	750	mV
$V_{\text{OUT\_Ripple}}$	V <sub>OUT</sub> Ripple <sup>(7)</sup>	PWM Mode, V <sub>IN</sub> = 3.8 V		4		mV
Timing		777 50				
t <sub>ss</sub>	Sta. ¬¬ Time	$V_{\text{IN}}$ = 3.7 V, $V_{\text{OUT}}$ from 0 V to 3.1 V, $C_{\text{OUT}}$ = 2 x 4.7 $\mu\text{F}$ , 10 V, X5R		50	60	μs
t <sub>DC-DC</sub> _	V <sub>O</sub> Step Response Rise Time <sup>(8)</sup>	$V_{OUT}$ from 5% to 95%, $\Delta V_{OUT}$ < 1.5 V (0.5 V – 2.0 V), $R_{LOAD} \le 7$ Ω	/		10	μs
t <sub>DC-DC_TF</sub>	V <sub>OUT</sub> Step Response Fall Time <sup>(ส)</sup>	$V_{OUT}$ from 95% to 5%, $\Delta V_{OUT}$ < 1.5 V (2.0 V – 0.5 V), $R_{LOAD} \le 7$ Ω			10	μs
t <sub>DC-DC_TR</sub>	V <sub>OUT</sub> Step Response Rise Time <sup>(8)</sup>	$V_{OUT}$ from 5% to 95%, $\Delta V_{OUT}$ < 3.0 V (0.4 V – 3.4 V), $R_{LOAD} \le 7$ Ω			10	μs
OC-DC_TF	V <sub>OUT</sub> Step Response Fall Time <sup>(8)</sup>	$V_{OUT}$ from 95% to 5%, $\Delta V_{OUT}$ < 3.0 V (3.4 V – 0.4 V), $R_{LOAD} \le 7$ Ω			12	μs
t <sub>DC-DC_CL</sub>	Maximum Allowed Time for Consecutive Current Limits <sup>(9)</sup>			40		μs
t <sub>DCDC_CLR</sub>	Consecutive Current Limit Recovery Time <sup>(4)</sup>			180		μs

#### Notes:

- 7. Guaranteed by design; not tested in production.
- 8. Guaranteed by design; not tested in production. Voltage transient only. Maximum specified  $V_{OUT}$  transition step is 3.1 V. Assumes  $C_{OUT} = 2 \times 4.7 \mu F$ .
- 9. Protects part under short-circuit conditions. Under heavy capacitive loads, V<sub>CON</sub> slew rate may be adjusted to avoid consecutive current limits. Under typical conditions for a 3 V change at the output, a capacitive only load of up to 40 μF is supported (assuming a step at the V<sub>CON</sub> input).




Figure 5. High-Power PWM Mode Efficiency vs. Output Current vs. Input Voltage,  $f_{SW}$  = 3 MHz,  $R_{PA}$  = 1.5  $\Omega$ 




Figure 6 Hig Powe Wh. Mode efficiency vs. Output Voltage vs. Put V tage,  $f_{S,V} = 3$  MHz,  $R_{PA} = 1.5 \Omega$ 




Fig. 1e 7. h. h-1- ver PWW mode Efficiency vs. Quiput C. 1ent 1. Input Voltage,  $f_{SV}=3\,\mathrm{MHz},\,R_{Ph}=3.0\,\Omega$ 




Figure 8. High-Power PWM Mode Efficiency vs. Output Voltage vs. Input Voltage,  $f_{SW}$  = 3 MHz,  $R_{PA}$  = 3.0  $\Omega$ 




Figure 9. High-Power PWM Mode Efficiency vs. Output Current vs. Input Voltage,  $f_{SW}$  = 3 MHz,  $R_{PA}$  = 5.0  $\Omega$ 




Figure 10. High-Power PWM Mode Efficiency vs. Output Voltage vs. Input Voltage,  $f_{SW}$  = 3 MHz,  $R_{PA}$  = 5.0  $\Omega$ 




Figure 11. Low-Power Auto Mode Efficiency vs. Output Current vs. Input Voltage,  $f_{SW}$  = 6 MHz,  $R_{PA}$  = 7.0  $\Omega$ 




Figure 1. Lov Powe Auto Mode Efficiency vs. Output Voltage, s. I. Williams, f<sub>SW</sub> = 6 MHz, R<sub>PA</sub> = 7.0 Ω




Fig. 13. L w-Power Auto Mode Efficiency vs. Output Cut nt .. Input Voltage, f<sub>Str</sub> = 6 MHz, R<sub>PA</sub> = 10.0 Ω




Figure 14. Low-Power Auto Mode Efficiency vs. Output Voltage vs. Input Voltage,  $f_{SW}$  = 6 MHz,  $R_{PA}$  = 10.0  $\Omega$ 




Figure 15. Shutdown Current vs. Input Voltage vs. Temperature






Figure 16. Rise Times for 300 mV, 500 mV, and 2 V  $\Delta V_{OUT}$  Figure 17. `ise `mes ( $V_{IN}$  = 3.7 V)

Figure 17. \ ise \ mes \ r 300 m.Y. 505 mV, and 2 V  $\Delta V_{OUT}$   $(V_{IN} \approx 3.7 \text{ V})$ 







Figure 3.17 a Transient  $V_{IN}$  = 2.7 V to 4.2 Y,  $V_{OUT}$  = 1.0 V, Figure 19. Line Transient  $V_{IN}$  = 3.7 V to 4.2 V,  $V_{OUT}$  = 2.5 V, 10  $\Omega$  Load, 50  $\mu$ s/div.






Figure 20. Line Transient  $V_{IN}$  = 3.7 V to 4.2 V,  $V_{OUT}$  = 1.0 V, Figure 21. Line Transient  $V_{IN}$  = 3.7 V to 4.2 V,  $V_{OUT}$  = 2.5 V, 5  $\Omega$  Load, 50  $\mu$ s/div.






Figure 22. Load Transient, 0 mA to 400 mA,  $V_{OUT}$  = 1.0 V in High-Power Mode

Figure 23 Lo Tran. Int, mA to 400 mA, V<sub>OUT</sub> = 1.0 V in L v-Powe. Mode






Fig. > 24. L ad Lansien, 0 nA to 400 nA, Volt = 2.5 V in Figh-Power Meas

Figure 25. Load Transient, 0 mA to 400 mA,  $V_{OUT}$  = 2.5 V in Low-Power Mode






Figure 26. Load Transient, 200 mA to 800 mA, V<sub>OUT</sub> = 1.0 V Figure 27. Load Transient, 200 mA to 800 mA, V<sub>OUT</sub> = 1.0 V in High-Power Mode





Figure 28. Load Transient, 200 mA to 800 mA, V<sub>OUT</sub> = 2.5 V Figure 29. Load Trans nt, 1 mA to 800 mA, V<sub>OUT</sub> = 2.5 V in High-Power Mode



Figur 30. Lo Transient, 400 mA to 2000 mA, V<sub>OUT</sub> = 1.0 VFigure 31. Load Transient, 400 mA to 2000 mA, V<sub>OUT</sub> = 2.5 V in high-Power Mode





Figure 32. Switching Waveforms, PFM Mode, I<sub>LOAD</sub> = 10 mA in Low-Power Mode

Figure 33. Switching Waveforms, PWM Mode,  $f_{SW}$  = 6 MHz,  $I_{LOAD}$  = 300 mA in Low-Power Mode








Figure 34. Switching Waveforms, PWM Mode, f<sub>SW</sub> = 3 MHz, Figure 35. Switching V vetcans, PWM Mode, f<sub>SW</sub> = 3 MHz, I<sub>LOAD</sub> = 800 mA in High-Power Mode





igure . . V<sub>CUT</sub> Rising Transition 5.5 √ to 2.5 V, <sub>IN</sub> = 3.7 V in Low-Power Mode

Figure 37.  $V_{OUT}$  Falling Transition 2.5 V to 0.5 V,  $V_{IN}$  = 3.7 V in Low-Power Mode







Figure 38. V<sub>OUT</sub> Rising Transition 0.5 V to 3.0 V, V<sub>IN</sub> = 3.7 V Figure 39. V<sub>OUT</sub> Falling Transition 3.0 V to 0.5 V, V<sub>IN</sub> = 3.7 V in High-Power Mode



1 1.00V/ 2 1.00V/ 8 4 -150.0% 50.00% Auto t 1 950F

VCON

VOUT

Figure 40.  $V_{OUT}$  Transient Response  $\Delta V_{OUT}$  = 3 V in High-Power Mode

Figure 41. Tr. sier Response  $\Delta V_{OUT} = 3 \text{ V in}$ Lo Power Mode





igure  $V_C$  Transiem and Bypass Response  $\Delta V_C$  / > 3 V,  $V_{CON}$  Stepped Above 1.5 V


Figure 43.  $V_{OUT}$  Transient and Bypass Response  $\Delta V_{OUT} > 3 \text{ V}, V_{CON}$  Stepped Above 1.5 V





Figure 44. Soft-Start Transient Response from 0 mA to 100 mA in High-Power Mode

Figure 45. Soft-Start Transient Response from 0 mA to 100 mA in Low-Power Mode




VOUT

IL

Figure 46. Soft-Start Transient Response from 0 mA to 800 mA in High-Power Mode


Figure 4 Soft- art sient Response from mx 2 800 A in Low-Power Mode





igur 18. Ift-start Transient Response from 0 n to 2000 mA in High-Power Mode

Figure 49. Shutdown Transient Response, No Load







Figure 50. Cold-Start Transient Response from 0 mA to 100 mA in High-Power Mode

Figure 51. Cold-Start Transient Response from 0 mA to 100 mA in Low-Power Mode






Figure 52. Cold-Start Transient Response from 0 mA to 500 mA in High-Power Mode

Figure 5. Cold-Lart Lansient Response from

#### **Operating Description**

The FAN5904 is a high-efficiency, synchronous, step-down converter operating with current-mode control. A wide range of load currents is supported. High-current applications, up to a DC output of 2.3 A demanded by GSM/EDGE applications, are allowed. Performance degradation due to spurs is mitigated by selection of a 3 MHz or 6 MHz switching rate. Moreover, the FAN5904 offers Bypass Mode, where the output is shorted to the battery input via a low on-state resistance bypass FET.

The output voltage  $V_{\text{OUT}}$  is regulated to 2.5 times the input control voltage,  $V_{\text{CON}}$ , set by an external DAC. The FAN5904 operates in either PWM or PFM Mode, depending on the output voltage and load current.

In Pulse Width Modulation (PWM) Mode, regulation begins with an on-state where a P-channel transistor is turned on and the inductor current is ramped up until the off-state begins. In off-state, the P-channel is switched off and an N-channel transistor is turned on. The inductor current decreases to maintain an average value equal to the DC load current. The inductor current is continuously monitored. A current sense detects when the P-channel transistor current exceeds the current limit and the switcher is turned back to off-state to decrease the inductor current and prevent magnetic saturation. Similarly the current sense detects when the N-channel transistor current exceeds the current limit and redirects dischar current through the inductor back to the battery.

In Pulse Frequency Modulation (f M) M 'e, ' low load currents, the FAN5904 operates a constant on-time mode. During the on-state, the channel witch a specified on-time before witching to state, curing which the N-channel witch enabled until the inductor

current decreases to 0 A. The switcher output is then put in high-impedance state until a new regulation cycle starts.

PFM operation is allowed only in Low-Power Mode. At low load currents, PFM achieves higher efficiencies than PWM. To allow optimization of system performance, two versions of the FAN5904 are available. The FAN5904UC00X enables PFM only when  $V_{\text{OUT}}$  is less than approximately 1 V. The FAN5904UC01X allows PFM to be entered at higher output voltages.

PFM Mode is only enabled for output load currents nominally less than 100 mA. This realizes high efficiency down to 10mA load current. This is ported in High-Power Mode (MODE = 0) and representation of the component of the comp

### Low-Power Auto Mc 'e ' 4ODL 1)

Low-Power Auto Mc is deal or 3G/3.5G and 4G applications C ent seee in a are normally 1.65 Apk and power in els into 29 IBm are supported.

#### High '9' Wive Mode (MODE = 0)

Du to e large current requirement in GSM/EDGE applition only PWM Mode is supported when the FAN5s 1 is configured for High-Power Mode. Currentinse limits are increased to allow for large load currents up to a maximum of approximately 3.3 A.

#### Bypass Mode

In Bypass Mode, the DG-DC turns into 100% duty cycle and the bypass FET is turned on, which allows a very low voltage dropot and up to 3.0 A load current.

Table 1 nd Te. uns

	ode	Mode Description	Conditions			
	ode	Mode Description		SYNC	BPEN	EN
1	Standby Mcde	Whole iC disabled	X	Х	Х	0
2	Auto Mode Low Power	ກວ-ບັC in Auto Mode <sup>(10)</sup>	1	0	0	1
3	Forcea PWM Mode Low Fower	DC-DC in PWM Mode only	1	1	0	1
4	PWM Mode High Powe	DC-DC in PWM High-Power Mode	0	0	0	1
5	Bypass Mode	Bypass FET and PFET forced to 100% duty-cycle	Х	Х	1	1

#### Note:

10. When V<sub>OUT</sub> exceeds the bypass threshold, the bypass FET is enabled and the DC-DC goes to 100% duty cycle. When V<sub>OUT</sub> is less than the exit threshold, the bypass FET is disabled and the DC-DC re-enters Auto Mode.

#### **DC Output Voltage**

The output voltage of the FAN5904 is determined by  $V_{\text{CON}}$  provided by an external DAC or voltage reference:

$$V_{OUT} = 2.5 \times V_{CON} \tag{1}$$




Figure 54. Output Voltage vs. Control Voltage

The FAN5904 is able to provide a regulated V<sub>OUT</sub> only if V<sub>C</sub> falls within the typical range from 0.16 V to 1.40 V. This a W<sub>OUT</sub> to be adjusted between 0.4 V and 3.5 V. If V<sub>COL</sub> is less than 0.16 V, V<sub>OUT</sub> is clamped to 0.40 V.The part sters Bypass Mode for V<sub>CON</sub> > 1.50 V. In Low-Power 1. The part sters Bypass Mode for V<sub>CON</sub> > 1.50 V. In Low-Power 1. The part sters Bypass Mode for V<sub>CON</sub> > 1.50 V. In Low-Power 1. The part sters Bypass Mode automatically switch between 1. The part sters Bypass Modes and PFM oper stress no vailable sters and vailable sters and vailable stress and vailable sters are sters and vailable sters and vailable sters and vailable sters are sters and vailable sters and vailable sters are sters and vailable sters and vailable sters are sters and vailable sters are sters and vailable sters and vailable sters are sters are sters and vailable sters are sters and vailable sters are sters and vailable sters are sters are sters are sters and vailable sters are sters ar

When V<sub>OUT</sub> approaches the batter voltage, the DC-DC operates in a constant off-time of and the frequency is adjusted to achieve high the cycle. The system operates in this regulated in de until the cypass condition is satisfied.

#### Byr ssi ia

As V<sub>0</sub> and he battery veltage converge, the DC-DC begins to make in constant off-time mode until eventually the DC-DC transitions to 100% duty cycle and the low R<sub>DSON</sub> bypass FET is turned on. The battery veltage that results in 100% duty cycle operation depends on the output voltage, the veltage drop across the DC-DC converter, and the DC veltage drop across the inductor. In other words, the duty cycle is set by the ratio of the voltages across the inductor.

In many RF applications, it is undesirable for the DC-DC to reach 100% duty cycle since this would result in excessive output ripple. To minimize ripple, the FAN5904 implements a dynamic bypass threshold based on the voltage difference between the battery voltage (sensed through the AVIN pin), the voltage drop across the DC-DC PMOS device, and the internally generated reference voltage  $V_{\text{REF}}$ , as described in Figure 55. The Bypass Mode enter and exit thresholds are higher in High-Power Mode due to the higher load current capability. Bypass Mode is also entered when  $V_{\text{CON}}$  exceeds 1.5 V and exited when  $V_{\text{CON}}$  is less than 1.4 V.




Figure 55. Enabling Bypass Transistor Circuit

The bypass FET is turned on process. 'y using a slew rate controller to limit the inrush corent is the Bypass Mode effectively shorts the input apply is to a capacitive load.

The resulting inrush cul not exprected as a function of the specified slew rate of follows:

$$I_{INRU} \approx c_{IT} \frac{\Delta}{t} = C_{CUT} \cdot V_{BP\_SLEW}$$
 (2)

### M. nckout Mode and Synchronization

It is a be desirable to prevent the DC-DC converter from operating in PFM Mode. For example, the low PFM witching frequency may interfere with audio circuitry and using PVM may eximinate the manierence. When configured for low-Power Mode (MODE = 1) a logic 1 on the SYNC pin forces the IC to avoid PFM Mode. Logic 0 allows the IC to automatically switch to PFM Mode during light loads.

In Low-Power or High-Power Modes, toggling the SYNC pin forces the converter to synchronize its switching frequency to the frequency on the SYNC pin (fsync). The signal must be within the oscillator synchronization frequency range and most the threshold voltage requirements.

#### **Dynamic Output Voltage Transitions**

FAN5904 has a complex voltage transition controller that realizes 10µs transition times with a large output capacitor and output voltage ranges.

The transition controller manages five transitions:

- ∆V<sub>OUT</sub> positive step
- ∆V<sub>OUT</sub> negative step
- ∆V<sub>OUT</sub> transition from or to Bypass Mode
- ∆V<sub>OUT</sub> transition at startup
- ∆V<sub>OUT</sub> transition after BPEN

In all cases, it is recommended that sharp  $V_{\text{CON}}$  transitions be applied, letting the transition controller optimize the output voltage slew rate.

#### ΔV<sub>OUT</sub> Positive Step

After a  $V_{\text{CON}}$  positive step, the FAN5904 goes into a current limit mode, where  $V_{\text{OUT}}$  ramps with a constant slew rate dictated by the output capacitor and the current limit  $I_{\text{LIMp}}$ 

#### ΔV<sub>OUT</sub> Negative Step

After a  $V_{\text{CON}}$  negative step, the FAN5904 enters a current limit mode where  $V_{\text{OUT}}$  is reduced with a constant slew rate dictated by the output capacitor and the current limit  $I_{\text{LIMn}}$ .

#### **V<sub>OUT</sub>** Transition to or from Bypass Mode

The transition to or from Bypass Mode requires that the bypass conditions be met. The FAN5904 performs detection of the bypass conditions 2  $\mu s$  after  $V_{CON}$  transition and enables the required charging / discharging circuit to realize a transition time of 20  $\mu s$ .

**VOUT Transition at Startup** 

# At startup, after EN rising edge is detected, the system requires $25~\mu s$ to allow all internal voltage references and amplifiers to start before enabling the DC-DC function.

#### **VOUT Transition after BPEN**

When BPEN goes HIGH, the controller dismisses the internal bypass flags and sensors and enables Bypass Mode. However, the transition is managed with the same current limits and slew rate used during regular transitions.

#### **Thermal Protection**

When the junction temperature exceeds the maximum specified junction temperature, the FAN5904 enters Power-Down Mode (except the thermal detection circuit).

#### **Application Information**

Figure 56 illustrates an application of the FAN5904 in a GSM/EDGE/WCDMA transmitter configuration. The FAN5904 is ideal for driving multiple GSM/EDGE and 3G/3.5G and 4G PAs. Figure 57 presents a timing diagram designed to meet GSM specifications. The FAN5904

designed to opport oltage transients of 10 µs when configured for SM/F GE applications (MODE = 0) and driv to capallance of approximately 10 µF. Figure 58 ow 3 til. diagram or NCDMA 20 lications.




Figure 56. Typical Application Diagram with GSM/EDGE/WCDMA Transmitters

19




Figure 57. Timing Diagram for GSM/EDGE Transmitt




Fig. 9 58. 7 ning Diagram for WCDMA Transmitters

## Application Informa on

#### Inductor Se'ec

The FAN5904 verates a 6 MHz switching frequency in Low-Piler inde no will a high-Power Mode and as such, 70 nH 1. It inductors can be used, respectively. For application requiring the smallest possible PCB area, use a 4. In 2016 inductor; or a 1.0 µH 30.0 inductor for optimum eniciency performance.

Table 2. Recommended Inductors

Inductor	Description
His	470 nH, ±30%, z.3 A, 2016 (metric) TDK: VLS201610MT-R47N
	470 nH, ±30%, 2.8 A, 2520 (metric) TDK: VLS252010T-R47N
L	470 nH, ±20%, 2.3 A, 2520 (metric) Samsung: CIG22HR47MNE
	470 nH, ±20%, 1.8 A, 2520 (metric) Taiyo-Yuden: CKP2520R47M
	1.0 µH, ±20%, 2.4 A, 3030 (metric) Coilcraft: XFL3010-102ME

#### **Capacitor Selection**

The minimum required output capacitor  $C_{OUT}$  should be two (2) 4.7  $\mu$ F, 10 V, X5R with an ESR of 10 m $\Omega$  or lower, and an ESL of 0.3 nH or lower placed in parallel after inductor L1. Larger case sizes result in increased loop parasitic inductance and higher noise. One of the 4.7  $\mu$ F capacitors should be used as a decoupling capacitor at the GSM/EDGE PA V<sub>CC</sub> pin.

A 0.1  $\mu F$  capacitor may be added in parallel with  $C_{\text{OUT}}$  to reduce the capacitor's parasitic inductance.

**Table 3. Recommended Capacitor Values** 

Capacitor	Description
C <sub>IN</sub>	10 μF, ±20%, X5R, 10 V
C <sub>OUT</sub>	(2) 4.7 μF, ±20%, X5R, 6.3 V
C for V <sub>CON</sub>	470 pF, ±20%, X5R, 25 V

#### Filter VCON

VCON is the analog control pin of the DC-DC and should be connected to an external Digital-to-Analog Converter (DAC). It is recommended to add up to 470 pF decoupling capacitance between VCON and AGND to filter DAC noise. This capacitor also helps protect the DAC from the DC-DC high-frequency switching noise inherently coupled through the VCON pin. The value of the capacitor must be selected according to the DAC performance since it could limit the DAC output voltage slew rate. 470 pF is typically used.

Any noise on the  $V_{\text{CON}}$  input is transferred to  $V_{\text{OUT}}$  with a gain of two and a half (2.5). If the DAC output is noisy, a series resistor may be inserted between the DAC output and the capacitor to form an RC filter.

#### Follow these guidelines:

- Use a low noise source or a driver with good PSRR to generate V<sub>CON</sub>.
- The V<sub>CON</sub> driver must be referenced to AGND.
- V<sub>CON</sub> routing must be protected against PVIN, SW, and PGND signals, as well as other noisy signals. Use AGND shielding for better isolation.
- Be sure the DAC output can drive the capacitor VCON. It may be necessary to insert a low-value resistor to ensure DAC stability while not slowin V<sub>CON</sub> fast transition times.

#### No Floating Inputs

The FAN5904 does not have internal ull-dow rest ors on its inputs. Therefore, unuse out should not be left floating and should be pulled IIGH or LC

#### PCB Layout and Jacement Placement

- The key pink to acement is the power ground PGND contiction should between the FA \(\frac{15}{20}\) \(\frac{1}{20}\), and the parasitic inductance of the itching op ths.
- Pla the inductor away from the feedback pins to preve unpredictable loop behavior.
- Ensure the traces are wide crowing to handle the maximum current value, especially in Bypass mode.
- Linsure the vias are able to handle the current density. Use filled vias if available.
- Refer to Fairchild's application note: AN9726 The Importance of PCB Design for FAN5903 and FAN5904.

#### **Assembly**

- Use lead-free solder reflow temperature profile.
- Use metal-filled or solder-filled vias, if available.
- Poor soldering can cause low DC-DC conversion efficiency. If the efficiency is low, X-ray the solder connections to verify their integrity.
- PVIN and PGND must be routed with the widest and shortest traces possible. It is acceptable for the traces connecting the inductor to be long rather than having long PVIN or PGND traces.
- Ensure that the routing loop, PVIN PGND VOUT is as short as possible.
- Place PGND on the \* p is ar and connect it to the AGND ground plann sext to C, usin several vias
- The SW node is a line of electrical switching noise.
   Do not route it is at the VC is pin.
- Two mail iss are issen to conject the SW node to the induct L1. issertided vias, if available.

e ction from Court to FE should be wide to milimize the Bypass Mode voltage drop and the series inducance. Even if the current in Bypass Mode is small, epithic trace short and at least 5 inm wide.

The AGND ground plane should not be broken into pieces. Ground currents must have a direct, wide path from input to output.

Facilicapacitor should have at least two dedicated ground vias. Place vias within 0.1 mm of the capacitors.





Figure 59. Example PCB Layout of FAN5904

## **Physical Dimensions**



#### NOTES:

- A. NO JEDEO PEGISTRATION APPLIES.
- **B. DIMENSIONS ARE IN MILLIMETERS.**
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 1994.
- D. DA UM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G DRAWING FILNAME: MKT-UC016AArev2

IS DE SEPRE			G. DIVAWING FIELD	ANIL. MICT-000 TOA	nevz.
Product	D	E	X	Y	Unit
FAN5904UC00X	1.710 ±0.030	1.710 ±0.030	0.255	0.255	mm
FAN5904UC01X	1.710 ±0.030	1.710 ±0.030	0.255	0.255	mm

Figure 60. 1.71x1.71 mm Square, 16 Bumps, 0.4 mm Pitch, WLCSP

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

**\$** 0

0.40

BOT FOM VIEW

5M C A B





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

AccuPower™ FRFET® AX-CAP BitSiC™ Global Power Resource<sup>su</sup> Build it Now™ GreenBridge™ CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER\*\* CROSSVOLT™ GmaxIM GTO™ CTL<sup>TM</sup> IntelliMAX™ Current Transfer Logic™ DEUXPEED<sup>®</sup>

Dual Cool™ EcoSPARK®

EfficientMax™ ESBC™

airchild® Fairchild Semiconductor® FACT\_Quiet Series™ FACT FAST® FastvCore™ EETBench™

ISOPLANAR™

Making Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER" MicroFET™ MicroPak™ MicroPak2™ MillerDrive™

MotionMa×™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a fir ™ SignalWise™

SmartMax™ SMART START™ Solutions for Your Succes SPM<sup>©</sup> STEALTH"

SuperFET® OTTING Super Supe. ner5 3MC

Syn

Sync-Lock™ SYSTEM GENERAL®

TinyBoost® TinýBuck® TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO\*\* DowerTM arity) TinyWir ranSiC

-tect™ Faul+ JERENT .SerDes™

d: ra FRFET™ UniFET™

VCX" Vi, ua'N₁ax™ v htagePlus

\* Trademarks of System General Corporation, used under lice. by Fairc. Semico...ductor

#### DISCLAIMER

**FPSTM** 

FAIRCHILD SEMICONDUCTOR RESERVES THE PICHT TO AND SES WITHOUT FURTHER NOTICE TO ANY PRODUCT SHEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCY DESIGN. ANY LIZED TO ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHEF OES IT VE NY LICENS TUNCER ITS PAIR INTERIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE IT. IS OF FA. HILL SWORL AND FERMS AND CONDITIONS, SHECIFICALLY THE WARRANTY THEREIN, NEITHER WARRANTY THEREIN WARRANTY THEREIN, NEITHER WARRANTY THEREIN WARRANTY THERE WARRANTY WA WHICH COVERS THESE PRODU

#### LIFE SUPPORT POLICY

TAUTH NIZED FOR US, AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE FAIRCHILD'S PRODUCTO ARE EXPRESS WRITTE' AFT KOVAL FAIR LILD SEMICONDUCTOR CORPORATION.

Life sup int demoss or silver some are devices on systems which, (a) are intended surpical in ant into the body or (b) support or sustain according to the surpical or sustain according to the su reason y expected to result in a significant in ury of the user.

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANT OF TERFETTING POLICY

Fairchiu. Semiconductor Corporation sont. Counterfailing Policy Fairchild's Anti-Counterfailing Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfetting of semiconductor parts is a growing another in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Out oners who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of implication and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the profileration of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by culntry on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

#### D-6-16-1- -- T-1----

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative