

MOSFET - Power, Single N-Channel 40 V, 1.1 m Ω , 240 A

FDBL9406L-F085

Features

- Small Footprint (TOLL) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	Э		V_{GS}	±20	V
Continuous Drain Current $R_{\theta JC}$ (Notes 1, 3)	Steady	T _C = 25°C	I _D	240	Α
Power Dissipation	State	T _C = 25°C	P_{D}	300	W
R _{θJC} (Note 1)		T _C = 100°C		150	
Continuous Drain		T _A = 25°C	I _D	43	Α
Current $R_{\theta JA}$ (Notes 1, 2, 3)	Steady	T _A = 100°C		31	
Power Dissipation	State	T _A = 25°C	P_{D}	3.5	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		1.7	
Pulsed Drain Current	T _C = 25	°C, t _p = 10 μs	I _{DM}	2755	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			IS	100	Α
Single Pulse Drain-to-Source Avalanche Energy ($I_{L(pk)}$ = 85 A; L = 60 μ H)			E _{AS}	217	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	43	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Current is limited by bondwire configuration.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
40 V	1.1 mΩ @ 10 V	80 A	
	1.78 mΩ @ 4.5 V		



N-CHANNEL MOSFET



H-PSOF8L CASE 100CU

MARKING DIAGRAM



&Z &3 &K = Assembly Plant Code= Numeric Date Code

&K = Lot Code FDBL9406L = Specific E

= Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40	_	-	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J		_	19.3	-	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, T_{J} = 25^{\circ}\text{C}$	-	-	1	μΑ
		V _{GS} = 0 V, V _{DS} = 40 V, T _J = 175°C	-	-	1	mA
Zero Gate Voltage Drain Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	±100	nA
ON CHARACTERISTICS (Note 4)						
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.9	3	V
Threshold Temperature Coefficient	V _{GS(th)} /T _J		-	-6.5	-	mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 80 A	-	0.9	1.1	mΩ
		V _{GS} = 4.5 V, I _D = 40 A	-	1.25	1.78	-
CHARGES, CAPACITANCES & GATE	RESISTANCE		•	•		<u>.t</u>
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 20 V	-	8600	-	pF
Output Capacitance	C _{oss}		-	2380	-	pF
Reverse Transfer Capacitance	C _{rss}		-	106	-	pF
Gate Resistance	R_{g}	V _{GS} = 0.5 V, f = 1 MHz	-	2	-	Ω
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 32 V, I _D = 80 A	-	58	-	nC
		V _{GS} = 10 V, V _{DS} = 32 V, I _D = 80 A	-	121	-	-
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0 to 1 V	-	7	-	-
Gate-to-Source Gate Charge	Q _{gs}	V _{DD} = 32 V, I _D = 80 A	-	26	-	-
Gate-to-Drain "Miller" Charge	Q_{gd}		-	19	-	-
Plateau Voltage	V _{GP}		-	3.2	-	V
SWITCHING CHARACTERISTICS			•	•		<u>.L</u>
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$	-	22	-	ns
Turn-On Rise Time	t _r	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	-	22	-	ns
Turn-Off Delay Time	t _{d(off)}		-	134	-	ns
Turn-Off Fall Time	t _f		-	44	-	ns
DRAIN-SOURCE DIODE CHARACTEI	RISTICS		•	•		<u>.L</u>
Source-to-Drain Diode Voltage	V_{SD}	I _{SD} = 80 A, V _{GS} = 0 V	-	0.81	1.25	V
		I _{SD} = 40 A, V _{GS} = 0 V	-	0.77	1.2	V
Reverse Recovery Time	T _{RR}	$V_{GS} = 0 \text{ V}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	77	-	ns
Charge Time	t _a	I _S = 80 A	-	38	-	1
Discharge Time	t _b		-	39	-	
Reverse Recovery Charge	Q _{RR}		-	95	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



Current Limited by Package $V_{GS} = 10 \text{ V}$ T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability




Figure 5. Forward Bias Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Normalized R_{DS(on)} vs. Drain Current




Figure 11. R_{DS(on)} vs. Gate Voltage

TYPICAL CHARACTERISTICS




Figure 12. Normalized R_{DS(on)} vs. Junction Temperature

Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain-to-Source Breakdown Voltage vs. Junction Temperature

Figure 15. Capacitance vs. Drain-to-Source Voltage





Figure 16. Gate Charge vs. Gate-to-Source Voltage

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Reel Size	Tape Width	Quantity
FDBL9406L-F085	FDBL9406L	H-PSOF8L (Pb-Free / Halogen Free)	13″	24 mm	2000 Units


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





H-PSOF8L 11.68x9.80x2.30, 1.20P CASE 100CU

DATE 30 JUL 2024



RECOMMENDATION *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

HATCHED AREA

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL.
 8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MIL	MILLIMETERS			
	MIN.	NOM.	MAX.		
Α	2.20	2.30	2.40		
A1	1.70	1.80	1.90		
b	0.70	0.80	0.90		
b1	9.70	9.80	9.90		
b2	0.35	0.45	0.55		
С	0.40	0.50	0.60		
D	10.28	10.38	10.48		
D/2	5.09	5.19	5.29		
D1	10.98	11.08	11.18		
D2	3.20	3.30	3.40		
D3	2.60	2.70	2.80		
D4	4.45	4.55	4.65		
D5	3.20	3.30	3.40		
D6	0.55	0.65	0.75		
E	9.80	9.90	10.00		
E1	7.30	7.40	7.50		
E2	0.30	0.40	0.50		
E3	7.40	7.50	7.60		
E4	8.20	8.30	8.40		

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
E5	9.36	9.46	9.56	
E6	1.10	1.20	1.30	
E7	0.15	0.18	0.21	
е		1.20 BSC	;	
e/2	(0.60 BSC	;	
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1		7.15 BSC	;	
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	10° REF			
Θ1	10° REF			
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

GENERIC MARKING DIAGRAM*

HEAT SLUG TERMINAL

Α = Assembly Location

BOTTOM VIEW

D/2

= Year

L (8x)

(DATUM B)

WW = Work Week

= Assembly Lot Code XXXX = Specific Device Code

AYWWZZ XXXXXXX XXXXXXX

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales