

MOSFET - N-Channel, POWERTRENCH®

80 V

FDC3512

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{\rm DS(ON)}$ and fast switching speed.

Features

- 3.0 A. 80 V
 - $R_{DS(ON)} = 77 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$
 - $R_{DS(ON)} = 88 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$
- High Performance Trench Technology for Extremely Low R_{DS(ON)}
- Low Gate Charge (13 nC Typical)
- High Power and Current Handling Capability
- Fast Switching Speed
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Applications

• DC/DC Converter

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit
V _{DSS}	Drain-Source Voltage		80	V
V_{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current	Continuous (Note 1a)	3.0	Α
		Pulsed	20	
P _D	Maximum Power	(Note 1a)	1.6	W
Dissipation		(Note 1b)	0.8	
T _J , T _{STG}	Operating and Temperature R	Storage Junction ange	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit	
RθJA	Thermal Resistance, Junction–to–Ambient (Note 1a)	78	°C/W	
Rejc	Thermal Resistance, Junction–to–Case (Note 1)	30	°C/W	

R_{θJA} is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.


a. 78°C/W when mounted on a 1 in² pad of 2 oz copper on FR-4 board.

b. 156°C/W when mounted on a minimum pad.


V _{DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	77 mΩ @ 10 V	3.0 A
	88 mΩ @ 6 V	



MARKING DIAGRAM



PIN CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

FDC3512

ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SO	URCE DIODE AVALANCHE RATINGS (Note 2)	•		•	
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 40 \text{ V}$, $I_D = 3.0 \text{ A}$	_	_	90	mJ
I _{AR}	Drain-Source Avalanche Current		-	-	3.0	Α
OFF CHAR	ACTERISTICS		•	•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	80	-	-	V
ΔBV_{DSS}	Breakdown Voltage Temperature	I _D = 250 μA, Referenced to 25°C	_	80	-	mV/°C
ΔT_{J}	Coefficient					
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	-100	nA
N CHARA	ACTERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	2.4	4	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage Temperature	I _D = 250 μA, Referenced to 25°C	-	-6	-	mV/°C
ΔT_J	Coefficient					
R _{DS(on)}	Static Drain-Source On Resistance	V _{GS} = 10 V, I _D = 3.0 A	-	56	77	$m\Omega$
		$V_{GS} = 6.0 \text{ V}, I_D = 2.8 \text{ A}$	_	61 97	88 141	
	On State Brain Course	$V_{GS} = 10 \text{ V}, I_D = 3.0 \text{ A}, T_J = 125^{\circ}\text{C}$	- 40	97	141	^
I _{D(on)}	On–State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	10	-	_	A
9FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 3.0 \text{ A}$	-	14	_	S
	CHARACTERISTICS	Ly 40.4.4.0.4.1.		004	1	
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	_	634	-	pF _
C _{oss}	Output Capacitance		_	58	_	pF _
C _{rss}	Reverse Transfer Capacitance		-	28	-	pF
WITCHING	G CHARACTERISTICS (Note 2)	T		Г	1	1
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_{D} = 1 \text{ A}, V_{GS} = 10 \text{ V},$ $R_{GEN} = 6 \Omega$		7	14	ns
t _r	Turn-On Rise Time			3	6	ns
t _{d(off)}	Turn-Off Delay Time		_	24	28	ns
t _f	Turn-Off Fall Time		_	4	8	ns
Qg	Total Gate Charge	$V_{DS} = 40 \text{ V}, I_D = 3.0 \text{ A}, V_{GS} = 10 \text{ V}$	_	13	18	nC
Q_{gs}	Gate–Source Charge		_	2.4	-	nC
Q _{gd}	Gate-Drain Charge		_	2.8	_	nC
RAIN-SO	URCE DIODE CHARACTERISTICS ANI	D MAXIMUM RATING				
I _S	Maximum Continuous Drain-Source D	iode Forward Current	_	_	1.3	А
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.3 A (Note 2)	_	0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 3.0 \text{ A}, d_{iF}/d_t = 300 \text{ A/}\mu\text{s} \text{ (Note 2)}$	_	28.2	-	nS
Q _{rr}	Diode Reverse Recovery Charge		_	48	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

FDC3512

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDC3512	352	TSOT23 6-Lead (Pb-Free)	7"	8 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

SUPERSOT is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



0.20 C

// 0.10 C

0.10 C



PIN 1 **IDENTIFIER**

TSOT23 6-Lead CASE 419BL **ISSUE A**

-[A]

F1

-b

A2

C

GAGE PLANE

SEATING PLANE

A1-

e1 TOP VIEW

FRONT VIEW

DETAIL A

В


0.20 C

DATE 31 AUG 2020

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM L




DIM	MIN.	NOM.	MAX.
Α	0.90	1.00	1.10
A1	0.00	0.05	0.10
A2	0.70	0.85	1.00
А3	0.25 BSC		
b	0.25	0.38	0.50
С	0.10	0.18	0.26
D	2.80	2.95	3.10
d		0.30 RE	=
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
е	0.95 BSC		
e1	1.90 BSC		
L1	0.60 REF		
L2	0.20	0.40	0.60
θ	0°		10°

MILLIMETERS



SIDE VIEW



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.





XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales