

# **MOSFET** – P-Channel, POWERTRENCH®

-40 V, -50 A, 12.3 mΩ

## FDD4141

## **General Description**

This P-Channel MOSFET has been produced using **onsemi**'s proprietary POWERTRENCH technology to deliver low  $R_{DS(on)}$  and optimized  $BV_{DSS}$  capability to offer superior performance benefit in the applications and optimized switching performance capability reducing power dissipation losses in converter/inverter applications.

#### **Features**

- Max  $R_{DS(on)} = 12.3 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -12.7 \text{ A}$
- Max  $R_{DS(on)} = 18.0 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -10.4 \text{ A}$
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- This Device is Pb-Free and is RoHS Compliant

## **Applications**

- Inverter
- Power Supplies

## MOSFET MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	-40	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current  -Continuous (Package limited) $T_C = 25^{\circ}C$ -Continuous (Silicon limited) $T_C = 25^{\circ}C$ -Continuous $T_A = 25^{\circ}C$ (Note 1a)  -Pulsed	–50 –58 –10.8 –100	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	337	mJ
P <sub>D</sub>	Power Dissipation $-T_{C} = 25^{\circ}C$ $-T_{A} = 25^{\circ}C \text{ (Note 1a)}$	69 2.4	W
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	−55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Maximum Thermal Resistance, Junction to Case	1.8	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 1a)	52	



DPAK3 CASE 369AS



P-Channel MOSFET

#### **MARKING DIAGRAM**

&Z&3&K FDD 4141

&Z = Assembly Plant Code &3 = Date Code (Year & Week) &K = 2 Digit Lot Run Traceability Code FDD4141 = Specific Device Code

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 3 of this data sheet.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAI	RACTERISTICS		-	-	-	-
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = -250 \mu\text{A},  V_{GS} = 0  V$	-40	_	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C	-	-29	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -32 \text{ V}, V_{GS} = 0 \text{ V}$	-	_	-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	-	±100	nA
ON CHAR	ACTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1	-1.8	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C	-	5.8	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, I_D = -12.7 \text{ A}$	-	10.1	12.3	mΩ
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -10.4 A	-	14.5	18.0	]
		$V_{GS} = -10 \text{ V}, I_D = -12.7 \text{ A}, T_J = 125^{\circ}\text{C}$	-	15.3	18.7	]
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -12.7 \text{ A}$	-	38	-	S
DYNAMIC	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	2085	2775	pF
C <sub>oss</sub>	Output Capacitance		_	360	480	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	210	310	pF
Rg	Gate Resistance	f = 1 MHz	-	4.6	-	Ω
SWITCHIN	IG CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -20 \text{ V}, I_D = -12.7 \text{ A}, V_{GS} = -10 \text{ V},$	-	10	19	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	-	7	13	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	38	60	ns
t <sub>f</sub>	Fall Time		_	15	27	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to -10 V V <sub>DD</sub> = -20 V, I = -12.7 A	-	36	50	nC
		$V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -20 \text{ V, } I_{D} = -12.7 \text{ A}$	-	19	27	nC
$Q_{gs}$	Gate to Source Charge	$V_{DD} = -20 \text{ V}, I_D = -12.7 \text{ A}$	-	7	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	$V_{DD} = -20 \text{ V}, I_D = -12.7 \text{ A}$	_	8	_	nC
DRAIN-S	OURCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -12.7 A (Note 2)	-	-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -12.7 A, di/dt = 100 A/μs	-	29	44	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	26	40	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a) 52°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 100°C/W when mounted on a minimum pad.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. Starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 15 A, V<sub>DD</sub> = 40 V, V<sub>GS</sub> = 10 V.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size <sup>†</sup>	Tape Width	Quantity
FDD4141	FDD4141	DPAK3	13"	16 mm	2500 Units

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On– Resistance vs Junction Temperature




Figure 4. On–Resistance vs Gate to Source




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

## **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





#### DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

**DATE 20 DEC 2023** 

- NOTES: UNLESS OTHERWISE SPECIFIED


  A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.


  B) ALL DIMENSIONS ARE IN MILLIMETERS.

  C) DIMENSIONING AND TOLERANCING PER


  - מו


- A
- F)
- DIMENSIONING AND TOLERANCING PER
  ASME Y14.5M-2018.
  SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
  CORNERS OR EDGE PROTRUSION.
  FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
  STUB WITHOUT CENTER LEAD.
  DIMENSIONS ARE EXCLUSIVE OF BURRS,
  MOLD FLASH AND TIE BAR EXTRUSIONS.
  LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
  T0228P991X239-3N.





θ





A

-5.55	5 MIN-
	6.50 MIN
6.40 LX X X	
1	2.85 MIN
	1.25 MIN
4.5	2.286 572 <b>=</b>

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***

10°

XXXXXX XXXXXX **AYWWZZ** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

Υ = Year

WW = Work Week

77 = Assembly Lot Code

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13810G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DPAK3 6.10x6.54x2.29, 4.57P **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales