





JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



March 2015

FDD8870 / FDU8870

N-Channel PowerTrench[®] MOSFET 30V, 160A, 3.9m Ω

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conven tional swit ching PW M controllers. It has been optimized for low gate charge, low $r_{\text{DS}(\text{ON})}$ and fast switching speed.


Applications

DC/DC converters

Features

- $r_{DS(ON)} = 3.9 m\Omega$, $V_{GS} = 10 V$, $I_D = 35 A$
- $r_{DS(ON)} = 4.4 m\Omega$, $V_{GS} = 4.5 V$, $I_D = 5A$
- High performance tree technology or remely ow rDS(ON)
- · Low gate charge
- High po\ າ an urren andling ເລກະປະແດ









MOSFET Max num Patings To 25 C unless otherwise noted

Symbo!	Parame():	Ratings	Units
V _{DSS}	.ain Source Vollage	30	V
	Cate Sourca Vollage	±20	V
	Drain Current		
\ \ \ \ \	Continuous ($\Gamma_C = 25^{\circ}C.V_{GS} = 10 ?$) (Note 1)	160	Α
	Continuous (T _C = 25° C, V _{GC} = 4.5 V) (Note 1)	150	А
	Continuous $T_{\rho,nb} = 25^{\circ}$ C, $V_{GS} = 10V$, with $R_{\theta,JA} = 52^{\circ}$ C/W)	21	А
CV	Pulsed	Figure 4	А
Fas	Single Pulse Avaianone Energy (Note 2)	690	mJ
	Power dissipation	160	W
P _D	Derat above 25°C	1.07	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

GDS

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252, TO-251	0.94	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, TO-251	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W

Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
 FDD8870	FDD8870	TO-252AA	13"	16mm	2500 units
FDU8870	FDU8870	TO-251AA	Tube	N/A	75 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-		V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24V$ $V_{GS} = 0V$ $T_C = 150^{\circ}C$	-		1 25′	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V		-	.00	n.A
	cteristics		\angle_A		N	
V _{GS(TH)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 2\(\text{ 'A}\)	2		2.5	V
	1	I _D = 35A, V 10V	-	0.0032	0.0039	
r	Drain to Source On Resistance	I _D = 35.′ V _{GS} 4.		0.0036	0.^044	0
r _{DS(ON)}	Drain to Source On Resistance	I_{Γ} JOA , $S = V$, $I75^{\circ}C$	6-	0.0051	U.0063	Ω
Dynamic	Characteristics	OEP	O	13/1	D/L	
C _{ISS}	Input Capacitance		-	5130	-	pF
C _{OSS}	Output Capacitance	$_{S} = 15V, V_{GS} = 0V,$		990	-	pF
C _{RSS}	Reverse Transfer (pacitant	t = 1MNz		590	-	pF
R _G	Gate Resignation	$V_{CS} = 0.5V, f = 1MHz$	7,-	2.1	-	Ω
$Q_{g(TOT)}$	Total G : Charge at	V _{GS} = 0\ to 10\	-	91	118	nC
Q _{g(5)}	Tatal Ga Charg It 5V	V ₃₃ = Cv' to 5V	-	48	62	nC
Q _{g(TH)}	Threshold to large	$V_{CS} = 0V \text{ to } 1V$ $I_D = 35A$	-	5	6.5	nC
Q _{gs}	σι `ource Gate Charge	$I_{\rm q} = 1.0 \text{mA}$	-	14	-	nC
~ ~	Cate / .arge Threshold to Platiau	.g .tetta	-	9	-	nC
Q_{gd}	Gate to Drain "Niller" Charge		-	18	-	nC
	Civeracteristics (V _{GS} = 10)					
N 1	Turn-On Tinge		-	-	139	ns
t _{d(C'v)}	Turn-On Delay Time		-	9	-	ns
ír í	Rise Time	V _{DD} = 15V, I _D = 35A	-	83	-	ns
t _{d(OFF)}	Turn-Off Celay Time	$V_{GS} = 10V, R_{GS} = 3.3\Omega$	-	83	-	ns
t _f	Fall Time		-	42	-	ns
t _{OFF}	Turn-Otf Time		-	-	189	ns
Drain-Soເ	urce Diode Characteristics					
	0	I _{SD} = 35A	-	_	1.25	V
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 15A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	I _{SD} = 35A, dI _{SD} /dt = 100A/μs	-	-	37	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 35A$, $dI_{SD}/dt = 100A/\mu s$	-	_	21	nC

<sup>Notes:
1: Package current limitation is 35A.
2: Starting T_J = 25°C, L = 1.77mH, I_{AS} = 28A, V_{DD} = 27V, V_{GS} = 10V.</sup>








Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Ma. num ontil us Drain Current vs




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

©2008 Fairchild Semiconductor Corporation FDD8870 / FDD8870 Rev. 2







Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to F child Apratio. AN7514 and N7515

Figur 6. Clam, d Inductive Switching

C ability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Gate
Voltage and Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

©20048Fairchild Semiconductor Corporation








Figure 11. Normalized Gate Threshold Voltage vs **Junction Temperature**



Nor. lize ain to Source ltage 3 Junction Temperature Figure Breakd vn






Figure 14. Gate Charge Waveforms for Constant **Gate Current**

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure U. In ped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The max imum rated junct ion temperature, T , IM, and t he thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an Therefore t he application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta,JA}$ (°C/W) must be rev lewed to ensure that T $_{\mbox{\scriptsize JM}}$ is never ex ceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In us ing surf ace m ount dev ices s uch as t he T O-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4 The use of thermal vias
- 5. Air flow and board orientation.
- 6. For non steady state application, in the width, ine duty cycle and the transient the mal results the part. the board and the environment hey are

Fairchild provides t ermal i nfon . o as sist ine designer's preliminary applica in evaluation. Figure 21 defines the Hugar or to devir as a function of the top copper (cc. non ide, was This is fior a horizon traily positic d F. - poar with 1oz copper after 1000 seconds finteac intate now with no air flow. This graph provides the res y innormation for calculation of the steady state junctic to perature or power dissipat ion. P ulse applie ons can be evialuated using the Fairchild device thermal model or manually utilizing the normalized nuximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calc ulation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




FDD8870 / FDU8870 Rev. 2

```
PSPICE Electrical Model
.SUBCKT FDD8870 2 1 3; rev July 2003
Ca 12 8 4.2e-9
Cb 15 14 4.2e-9
                                                                                                      LDRAIN
                                                               DPLCAP
                                                                                                              DRAIN
Cin 6 8 4.7e-9
                                                            10
Dbody 7 5 DbodyMOD
                                                                                                     RLDRAIN
                                                                          RSLC1
Dbreak 5 11 DbreakMOD
                                                                                      DBREAK
Dplcap 10 5 DplcapMOD
                                                             RSLC2 §
                                                                            FSI C
                                                                                            11
Ebreak 11 7 17 18 32.7
                                                                          50
Eds 14 8 5 8 1
Egs 13 8 6 8 1
                                                                                                   ▲ DBODY
                                                                          RDRAIN
                                                                                     EBREAK
                                                      ESG
Esg 6 10 6 8 1
                                                                FVTHRES
Evthres 6 21 19 8 1
                                                                  \left(\frac{19}{8}\right)
Evtemp 20 6 18 22 1
                                                                                      MWFAK
                                     LGATE
                                                    EVTEMP
                              GATE
                                             RGATE
                                                      18
22
It 8 17 1
                                                                            ■MMED
                                             9
                                                   20
                                                                     4 MSTRO
                                     RI GATE
Lgate 1 9 5e-9
                                                                                                         κCE.
                                                                     CIN
                                                                                                              SOUNCE
Ldrain 2 5 1.0e-9
Lsource 3 7 2e-9
                                                                                            CF
                                                                                                    PLSCURCE
RLgate 1 9 50
                                                                                          RBREAM
RLdrain 2 5 10
                                                             14
13
                                                        <u>13</u>
8
RLsource 3 7 20
                                                                                                   RVTE 1P
                                                    S1B
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
                                                                         14
Mweak 16 21 8 8 MweakMOD
                                                                                                     VBA7
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.57e-3
                                                                                          RVTHE3
Rgate 9 20 2.1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.2e-3
Rvthres 22 8 RvthresMOD
Rvtemp 18 19 RvtempN
S1a 6 12 13 8 S1AMO
S1b 13 12 13 P TRMC
S2a 6 15 14 J SZAMOL
S2b 13 15 13 7
                     SD
What 22
          DC 1
ESLC 15c 'ALUE={(V(5,51)/ABS(V(5,51)))*(PWR(\((5,51)\)(1e-6*500),10))}
 MOD' . DbodvMOD D (IS=1.32-11 \( Kr = 10 M=1.7 \) : : : S=1.8e-3 TRS1=8e-4 TRS2=2e-7
     _=2e-9 N =0.5i i T=1e-10 \(\tau\)
.M.ODEL Direal.MOD D (RS =85-2 TR51-1e-3 (RS2=-8.9e-6)
.MODEL Direal.MOD D (CJO=1.6e-5 IS=1e-30 N=10 M=0.38)
./10 )EL MmedMOD NMOS V7 0-1.76 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.1 T ABS=25)
.MODEL MstroMOD NM(1S (V TO=2.2 KP=650 IS=1e-30 N=10 TOX=1 L=1u W=1u T ABS=25)
.MODEL MweakMOF N.MOS (VTO=1.47 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=21 RS=0.1 T_ABS=25)
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-4e-7)
.MODEL RdrainMOD RES (TC1=2e-4 TC2=8e-6)
MODEL RSLCMOD RES (TC1=9e-4 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=8e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-9.5e-6)
.MODEL RytempMOD RES (TC1=-2.6e-3 TC2=2e-7)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-4)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2)
FNDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley
```


©2008 Fairchild Semiconductor Corporation

```
SABER Electrical Model
rev July 2003
template FDD8870 n2,n1,n3 =m_temp
electrical n2,n1,n3
number m_temp=25
var i iscl
dp..model dbodymod = (isl=1.3e-11,ikf=10,nl=1.01,rs=1.8e-3,trs1=8e-4,trs2=2e-7,cjo=2e-9,m=0.57,tt=1e-10,xti=0.9)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.6e-9,isl=10e-30,nl=10,m=0.38)
m..model mmedmod = (type=_n, vto=1.76, kp=10, is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=2.2,kp=650,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.47,kp=0.05,is=1e-30, tox=1,rs=0.1)
                                                                                                                LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
                                                                       DPLCAP
                                                                                                                         DRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
                                                                   10
sw vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
                                                                                                                   RAIN
sw vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
                                                                                  RSLC1
c.ca n12 n8 = 4.2e-9
                                                                                  51
                                                                     RSLC2 €
c.cb n15 n14 = 4.2e-9
                                                                                    ISCL
c.cin n6 n8 = 4.7e-9
                                                                                                   AK
dp.dbody n7 n5 = model=dbodymod
                                                                                   RDRAIN
                                                                  8
dp.dbreak n5 n11 = model=dbreakmod
                                                            ESG
                                                                                                             ♠ Db DDY
dp.dplcap n10 n5 = model=dplcapmod
                                                                       EVTH/
                                                                                     16
                                                                          19
8
                                                                                                MWEAK
                                           LGATE
                                                           EVTEMP
spe.ebreak n11 n7 n17 n18 = 32.7
                                   GATE
spe.eds n14 n8 n5 n8 = 1
                                                                                     ★MMED
                                                  J 9
spe.egs n13 n8 n6 n8 = 1
                                           RLGATE
spe.esg n6 n10 n6 n8 = 1
                                                                                                               LSOURCE
spe.evthres n6 n21 n19 n8 = 1
                                                                                                                         SOURCE
spe.evtemp n20 n6 n18 n22 = 1
                                                                                              PCOL'RUE
                                                                                                               RLSOURCE
i.it n8 n17 = 1
                                                                                                   RFREAK
I.lgate n1 n9 = 5e-9
I.Idrain n2 n5 = 1.0e-9
                                                                                                            ₹RVTEMP
I.Isource n3 n7 = 2e-9
                                                                                                              19
                                                                                                 (≱
res.rlgate n1 n9 = 50
                                                                                                               VBAT
res.rldrain n2 n5 = 10
res.rlsource n3
                  - 20
m.mmed n1 n6
                       - mous.-mmedinad, l=1u, w=1u, tanp=m_terip
                                                                                                   RVTHRES
m.mst. g n . . . . o n8 i = model=risting.mod, l=1u w=1u, temo=in_temp
          16 n21 n8 = model-n.weakmod, I =1u, w=1u, tcmp=in_temp
              n18 = 1 t^{-1} - 9.3e - 4, tc2 = -4e 7
        n5∪ n16 = 1.57∈ 3, tc1=2 o-4,tc2=8e-6
res.rdr
       n9 n20 = 2.1
 es.ro
.c1 n5 n{1 = 1.e-6, tc1=9e 4.tc2=1e-5.
res.rslc2 n{ r.5c = 1e3
res.rsource n8 n7 = 1.2\varepsilon-3, tc1=8e-3,tc2=re-6
res.rv nres n22 n8 = 1, tc1=-2e-3 tc.^2=-3.5e-6
res.r/temp n18 n19 = 1, tc1= -2.3e 3,tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = nodel=s1amod
sw_vcsp.s1b n13 n1? n 3 o5 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
```

©2008 Fairchild Semiconductor Corporation FDD8870 FDU8870 Rev. 2



©2008 Fairchild Semiconductor Corporation FDD8870 / FDD8870 Rev. 2





ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and severally, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative