# onsemi

# **MOSFET** – N & P-Channel, POWERTRENCH<sup>®</sup>

# 20 V

# FDG6332C

#### **General Description**

The N & P-Channel MOSFETs are produced using **onsemi** advanced POWERTRENCH process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP–8 and SSOP–6 packages are impractical.

#### Features

- *Q1* 0.7 A, 20 V
  - R<sub>DS(ON)</sub> =300 mΩ @ V<sub>GS</sub> = 4.5 V
    R<sub>DS(ON)</sub> = 400 mΩ @ V<sub>GS</sub> = 2.5 V
- *Q2* –0.6 A, –20 V
  - $R_{DS(ON)} = 420 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
  - $R_{DS(ON)} = 630 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Low Gate Charge
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- SC70–6 Package: Small Footprint (51% Smaller than SSOT–6); Low Profile (1 mm Thick)
- ESD Protection Level: HBM >75 V, MM >25 V, CDM >1.5 kV
- These Devices are Pb–Free and are RoHS Compliant


#### Applications

- DC–DC Converter
- Load Switch
- LCD Display Inverter

Symbol	Parame	Q1	Q2	Unit	
V <sub>DSS</sub>	Drain-Source Voltage		20	-20	V
V <sub>GSS</sub>	Gate-Source Voltag	ge	±12	±12	V
۱ <sub>D</sub>	Drain Current	Continuous (Note 1)	0.7	-0.6	A
		Pulsed	2.1	-2	
PD	Power Dissipation for Single Operation (Note 1)		0.	.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Stora Temperature Range		–55 t	o 150	°C


ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




SC-88/SC70-6/SOT-363 CASE 419B-02

#### **PIN CONNECTIONS**







32

Μ

= Assembly Operation Month

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W

 R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design. R<sub>θJA</sub> = 415°C/W on minimum pad mounting on FR-4 board in still air.

#### **ORDERING INFORMATION**

Device Marking	Device	Reel Size	Tape Width	Shipping <sup>†</sup>
32	FDG6332C	7"	8 mm	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	TERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	Q1	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A	20	-	-	V
		Q2	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-20	-	-	
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature		$I_D$ = 250 µA, Referenced to 25°C	-	14	-	mV/°C
	Coemcient	Q2	$I_D = -250 \ \mu A$ , Referenced to $25^{\circ}C$	-	-14	-	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	Q1	$V_{DS} = 16V, V_{GS} = 0 V$	-	-	1	μΑ
		Q2	$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	-1	
$I_{GSSF}$ / $I_{GSSR}$	Gate-Body Leakage, Forward	V <sub>DS</sub> :	= ±12 V, V <sub>GS</sub> = 0 V	-	-	±100	nA
$I_{GSSF}$ / $I_{GSSR}$	Gate-Body Leakage, Reverse	V <sub>GS</sub>	= ±12 V, V <sub>DS</sub> = 0 V	-	-	±100	nA

#### ON CHARACTERISTICS (Note 2)

V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1	$V_{DS}=V_{GS},\ I_{D}=250\ \mu A$	0.6	1.1	1.5	V
		Q2	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	-0.6	-1.2	-1.5	
$\Delta V_{GS(th)}  /  \Delta T_J$	Gate Threshold Voltage	Q1	$I_D$ = 250 µA, Referenced to 25°C	-	-2.8	-	mV/°C
	Temperature Coefficient	Q2	$I_D = -250 \ \mu A$ , Referenced to $25^{\circ}C$	-	3	-	
R <sub>DS(on)</sub>	Static Drain-Source	Q1	$V_{GS}$ = 4.5 V, I <sub>D</sub> = 0.7 A	-	180	300	mΩ
	On-Resistance		$V_{GS}$ = 2.5 V, I <sub>D</sub> = 0.6 A	-	293	400	1
			$V_{GS}$ = 4.5 V, $I_D$ = 0.7 A, $T_J$ = 125 $^\circ C$	-	247	442	1
		Q2	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -0.6 A	-	300	420	1
			$V_{GS}$ = -2.5 V, I <sub>D</sub> = -0.5 A	-	470	630	
			$V_{GS}$ = -4.5 V, I <sub>D</sub> = -0.6 A, T <sub>J</sub> = 125°C	-	400	700	1
9 <sub>FS</sub>	Forward Transconductance	Q1	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 0.7 \text{ A}$	-	2.8	-	S
		Q2	$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -0.6 \text{ A}$	-	1.8	-	
I <sub>D(on)</sub>	On-State Drain Current	Q1	$V_{GS}$ = 4.5 V, $V_{DS}$ = 5 V	1	-	-	А
		Q2	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-2	-	-	1

#### DYNAMIC CHARACTERISTICS

C <sub>iss</sub>	Input Capacitance	Q1	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	-	113	-	pF
		Q2	$V_{DS}$ = –10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	-	114	-	
C <sub>oss</sub>	Output Capacitance	Q1	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	-	34	-	pF
		Q2	$V_{DS}$ = $-10$ V, $V_{GS}$ = 0 V, f = 1.0 MHz	-	24	-	

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter		Test Conditions	Min	Тур	Мах	Unit
DYNAMIC CHA	RACTERISTICS						
C <sub>rss</sub>	Reverse Transfer Capacitance	Q1	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	_	16	_	pF
		Q2	$V_{DS}$ = –10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	-	9	-	

#### SWITCHING CHARACTERISTICS (Note 2)

t <sub>d(on)</sub>	Turn-On Delay Time	Q1	For Q1	_	5	10	ns
		Q2	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 4.5 V, R <sub>GEN</sub> = 6 Ω	-	5.5	11	
t <sub>r</sub>	Turn-On Rise Time	Q1	For <i>Q2</i>	-	7	15	ns
		Q2	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 A, V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω	-	14	25	
t <sub>d(off)</sub>	Turn-Off Delay Time	Q1	$V_{\rm GS} = -4.5$ V, $\Gamma_{\rm GEN} = 0.52$	-	9	18	ns
		Q2		-	6	12	
t <sub>f</sub>	Turn-Off Fall Time	Q1		-	1.5	3	ns
		Q2		-	1.7	3.4	
Qg	Total Gate Charge	Q1	For Q1	-	1.1	1.5	nC
		Q2	$V_{DS}$ = 10 V, I <sub>D</sub> = 0.7 A, V <sub>GS</sub> = 4.5 V, R <sub>GEN</sub> = 6 Ω	-	1.4	2	
Q <sub>gs</sub>	Gate-Source Charge	Q1	For <i>Q2</i>	-	0.24	-	nC
		Q2	V <sub>DS</sub> = –10 V, I <sub>D</sub> =–0.6 A, V <sub>GS</sub> = –4.5 V, R <sub>GEN</sub> = 6 Ω	-	0.3	-	
Q <sub>gd</sub>	Gate-Drain Charge	Q1	$v_{\rm GS} = -4.5 v, n_{\rm GEN} = 0.52$	-	0.3	-	nC
		Q2	1	_	0.4	_	1

#### DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

۱ <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current	Q1		-	-	0.25	А
	Diode Forward Current	Q2		-	-	-0.25	
V <sub>SD</sub>	Drain-Source Diode Forward	Q1	$V_{GS}$ = 0 V, $I_{S}$ = 0.25 A (Note 2)	_	0.74	1.2	V
	Voltage	Q2	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -0.25 \text{ A} \text{ (Note 2)}$	-	-0.77	-1.2	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2.0%

#### **TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL**




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

### TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL (continued)




Figure 7. Gate Charge Characteristics

10





Figure 8. Capacitance Characteristics



IMIT 100 I<sub>D</sub>, DRAIN CURRENT (A) 1.0 1.0 1 ms 10 n V<sub>GS</sub> 4.5 V SINGLE PULSE R<sub>0JA</sub> = 415 °C/W T<sub>A</sub> = 25 ° C 1 0.01 0.1 10 100 1 V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V)

Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

#### **TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL**




Figure 11. On–Region Characteristics




Figure 12. On–Resistance Variation with Drain Current and Gate Voltage




Figure 14. On–Resistance Variation with Gate–to–Source Voltage




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 13. On–Resistance Variation with Temperature




Figure 15. Transfer Characteristics

#### TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL (continued)




Figure 17. Gate Charge Characteristics

10

1

0.1

0.01

0.1

4.5 V

1

SINGLE PULSE R<sub>0JA</sub> = 415 °C/W

T<sub>A</sub> = 25 °C

-I<sub>D</sub>, DRAIN CURRENT (A)




Figure 18. Capacitance Characteristics




Figure 19. Maximum Safe Operating Area

-V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V)


10

100

1 ms

10 ms

Figure 20. Single Pulse Maximum Power Dissipation



Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

Figure 21. Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

# semi


#### SC-88 2.00x1.25x0.90, 0.65P CASE 419B-02 **ISSUE Z**


DATE 18 APR 2024






- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- 2.
- ALL DIMENSION ARE IN MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 3. PER END.
- 4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF
- DATUMS A AND B ARE DETERMINED AT DATUM H. 5.
- DIMENSIONS & AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP. 6.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. 7 ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION & AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.





DETAIL A



	MI	LLIMETER	S
DIM	MIN.	NOM.	MAX.
A			1.10
A1	0.00		0.10
A2	0.70	0.90	1.00
b	0.15	0.20	0.25
С	0.08	0.15	0.22
D		2.00 BSC	;
E		2.10 BSC	
E1		1.25 BSC	;
е		0.65 BSC	)
L	0.26	0.36	0.46
L2		0.15 BSC	
aaa		0.15	
bbb		0.30	
ссс		0.10	
ddd		0.10	

6X 0.66 6X 0.30-2.50 0.65 PITCH

RECOMMENDED MOUNTING FOOTPRINT\*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

XXX = Specific Device Code = Date Code\* Μ

GENERIC **MARKING DIAGRAM\*** 

XXXM-

. 0

6

= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SC-88 2.00x1.25x0.90, 0.6	PAGE 1 OF				
		LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr				

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SC-88 2.00x1.25x0.90, 0.65P CASE 419B-02 ISSUE Z

#### DATE 18 APR 2024

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-88 2.00x1.25x0.90, 0.65P		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>