# $\frac{\text{MOSFET}}{\text{POWERTRENCH}^{\$}} - \text{N-Channel,} \\ \text{30 V, 174 A, 1.3 m} \\ \Omega$

#### **General Description**

This N-Channel MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance. This device is well suited for applications where ultra low  $r_{DS(on)}$  is required in small spaces such as High performance VRM, POL and Oring functions.

#### **Features**

- Extended T<sub>J</sub> Rating to 175°C
- Max  $r_{DS(on)} = 1.3 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 30 \text{ A}$
- Max  $r_{DS(on)} = 1.8 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 25 \text{ A}$
- High Performance Technology for Extremely Low r<sub>DS(on)</sub>
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- DC DC Buck Converters
- Point of Load
- High Efficiency Load Switch and Low Side Switching
- Oring FET

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C Unless Otherwise Noted)

Symbol	Parameter	Ratings	Units
VDS	Drain to Source Voltage	30	V
Vgs	Gate to Source Volage (Note 4)	±20	V
I <sub>D</sub>	$ \begin{array}{lll} \text{Drain Current} & & & \\ -\text{Continuous} & & & \\ -\text{Pulsed} & & & \\ \end{array} $	174 123 30 835	Α
Eas	Single Pulse Avalance Energy (Note 3)	153	mJ
P <sub>D</sub>	Power Dissipation $T_C = 25^{\circ}C$	65	W
	Power Dissipation T <sub>A</sub> = 25°C (Note 1a)	2.8	
Тл, Тѕтс	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction to Case	1.3	°C/W
RөJA	Thermal Resistance, Junction to Ambient (Note 1a)	53	°C/W



#### ON Semiconductor®

#### www.onsemi.com




PQFN8 3.3x3.3, 0.65P CASE 483AW Power 33

#### **MARKING DIAGRAM**



\$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Numeric Date Code
&K	= Lot Code
FDMC8010FT	= Specific Device Code



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet.


#### PACKAGE MARKING AND ORDERING INFORMATION

	Device Marking	Device	Package	Reel Size	Tape Width	Quantity
Γ	FDMC8010ET	FDMC8010ET30	Power 33	13"	12 mm	3000 Units


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARAC	TERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	30			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, referenced to 25°C		15		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACT	TERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 1 \text{ mA}$	1.2	1.5	2.5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, referenced to 25°C		-5		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A			0.9	1.3	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 25 A		1.3	1.8	_
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 125°C		1.3	2	
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 30 A		188		S
DYNAMIC CH	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V,		4405	5860	pF
C <sub>oss</sub>	Output Capacitance	f = 1 MHz		1570	2090	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		167	250	pF
R <sub>g</sub>	Gate Resistance		0.1	0.5	1.25	Ω
SWITCHING C	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 30 \text{ A}, V_{GS} = 10 \text{ V},$		15	27	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$		7.5	15	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			40	64	ns
t <sub>f</sub>	Fall Time			5.3	11	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V V <sub>DD</sub> = 15 V		67	94	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $I_D = 30 \text{ A}$		32	45	nC
Qgs	Gate to Source Charge			10		nC
Qgd	Gate to Drain "Miller" Charge			9.5		nC
DRAIN-SOUR	RCE DIODE CHARACTERISTICS	•				
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2 \text{ A} \text{ (Note 2)}$		0.6	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 30 A (Note 2)		0.7	1.2	1
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 30 A, di/dt = 100 A/μs		49	78	ns
Q <sub>rr</sub>	Reverse Recovery Charge	1		29	46	nC

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 125 °C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.</li>
   E<sub>AS</sub> of 153 mJ is based on starting T<sub>J</sub> = 25°C, L = 0.3 mH, I<sub>AS</sub> = 32 A, V<sub>DD</sub> = 27 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 47 A.
   As an N-ch device, the negative Vgs rating is for low dety cycle pulse occurrence only. No continuous rating is implied.
   Pulsed I device refer to Figure 11 SOA graph for more details.

- 6. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

#### **TYPICAL CHARACTERISTICS**

T<sub>J</sub> = 25°C Unless Otherwise Noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage





Figure 3. Normalized On Resistance vs Junction Temperature



V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 4. On-Resistance vs Gate to Source Voltage





Figure 5. Transfer Characteristics



V<sub>SD</sub>, BODY DIODE FORWARD VOLTAGE (V)

Figure 6. Source to Drain Diode Forward
Voltage vs Source Current

### TYPICAL CHARACTERISTICS (continued)

T<sub>J</sub> = 25°C Unless Otherwise Noted

CAPACITANCE (pF)

ID, DRAIN CURRENT (A)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability






Figure 11. Forward Bias Safe Operating Area




V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Figure 8. Capacitance vs Drain to Source Voltage



T<sub>C</sub>, CASE TEMPERATURE (°C)

Figure 10. Maximum Continuous Drain Current vs Case Temperature



t, PULSE WIDTH (sec)

Figure 12. Single Pulse Maximum Power Dissipation

P<sub>(PK)</sub>, PEAK TRANSIENT POWER (W)

#### TYPICAL CHARACTERISTICS (continued)

T<sub>J</sub> = 25°C Unless Otherwise Noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





TERMINAL #1

INDEX AREA

(D/2 X E/2)

⊃ aaa C

#### WDFN8 3.30x3.30x0.75, 0.65P CASE 483AW ISSUE B

**DATE 22 MAR 2024** 

#### NOTES:

С


SEATING

**PLANE** 

<u></u>

DETAIL A

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEP95 SEC. 3 SPP-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD, EMBEDDED METAL OR MARKED FEATURE.
- ©COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




2X

aaa C

Α


5

В



**BOTTOM VIEW** 

# LAND PATTERN RECOMMENDATION



\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### **MILLIMETERS** DIM MIN NOM MAX 0.70 0.75 Α 0.80 Α1 0.05 АЗ 0.20 REF b 0.27 0.32 0.37 D 3.30 BSC D2 2.17 2.27 2.37 Ε 3.30 BSC E2 1.56 1.66 1.76 е 0.65 BSC 1.95 BSC e1 Κ 0.90 L 0.30 0.40 0.50 0.10 aaa bbb 0.10 0.10 CCC ddd 0.05 0.05 eee

## GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8 3.30x3.30x0.75, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales