

## MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

80 V, 6.5 m $\Omega$  , 48 A

### **FDMC86340**

#### Description

This N-Channel MOSFET is produced using **onsemi**'s advanced POWETRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $R_{DS(on)} = 6.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 14 \text{ A}$
- Max  $R_{DS(on)} = 8.5 \text{ m}\Omega$  at  $V_{GS} = 8 \text{ V}$ ,  $I_D = 12 \text{ A}$
- High Performance Technology for Extremely Low R<sub>DS(on)</sub>
- Termination is Lead-Free
- RoHS Compliant

#### **Applications**


• DC-DC Conversion

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)


Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain-to-Source Voltage	80	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
I <sub>D</sub>	Drain Current – Continuous $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)	48 14	Α
	- Pulsed (Note 4)	200	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	216	mJ
P <sub>D</sub>	Power Dissipation $T_{C} = 25^{\circ}C$ $T_{A} = 25^{\circ}C \text{ (Note 1a)}$	54 2.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1



WDFN8 CASE 483AW



#### **MARKING DIAGRAM**

\$YZXYYKK FDMC 86340

\$Y = onsemi Logo
Z = Assembly Plant Code
XYY = Date Code (Year &Week)
KK = Lot Traceability Code
FDMC86340 = Specific Device Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMC86340	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	2.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	53	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS			•	•	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	80	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	46	_	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 64 V, V <sub>GS</sub> = 0 V	-	_	1	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA
N CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	2.0	3.4	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate-to-Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-10	-	mV/°C
R <sub>DS(on)</sub>	Static Drain-to-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 14 A	-	5.0	6.5	mΩ
Or	On Resistance	V <sub>GS</sub> = 8 V, I <sub>D</sub> = 12 A	-	6.0	8.5	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 14 A, T <sub>J</sub> = 125°C	-	8.5	11	
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 14 A	_	36	-	S
YNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	2775	3885	pF
C <sub>oss</sub>	Output Capacitance		_	468	655	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	15	25	pF
$R_g$	Gate Resistance		0.1	0.7	2.1	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_D = 14 \text{ A}, V_{GS} = 10 \text{ V},$	-	20	32	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	_	7.9	16	
t <sub>d(off)</sub>	Turn-Off Delay Time		_	23	37	
t <sub>f</sub>	Fall Time		_	5.1	10	
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 40 V, $I_D$ = 14 A	-	38	53	nC
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to 8 V, $V_{DD}$ = 40 V, $I_D$ = 14 A	-	31	44	
Q <sub>gs</sub>	Gate-to-Source Charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 14 A	-	14	-	
Q <sub>gd</sub>	Gate-to-Drain "Miller" Charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 14 A	-	8.0	-	
Q <sub>oss</sub>	Output Charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 0 V	-	42	-	1


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source-to-Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 14 A (Note 2)	_	0.80	1.3	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.9 A (Note 2)	_	0.7	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 14 A, di/dt = 100 A/μs	_	41	66	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	25	40	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 53°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. E<sub>AS</sub> of 216 mJ is based on starting T<sub>J</sub> = 25 °C, L = 3 mH, I<sub>AS</sub> = 12 A, V<sub>DD</sub> = 80 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 37 A. 4. Pulsed Id limited by junction temperature, td  $\leq$  100  $\mu$ S, please refer to SOA curve for more details.

#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs.

Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs.

Gate to Source Voltage





Figure 5. Transfer Characteristics



V<sub>SD</sub>, Body Diode Forward Voltage (V)

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability

t<sub>AV</sub>, Time in Avalanche (ms)




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





TERMINAL #1

INDEX AREA

(D/2 X E/2)

⊃ aaa C

#### WDFN8 3.30x3.30x0.75, 0.65P CASE 483AW ISSUE B

**DATE 22 MAR 2024** 

#### NOTES:

С


SEATING

**PLANE** 

<u></u>

DETAIL A

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEP95 SEC. 3 SPP-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD, EMBEDDED METAL OR MARKED FEATURE.
- ©COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




2X

aaa C

Α


5

В



**BOTTOM VIEW** 

# LAND PATTERN RECOMMENDATION



\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### **MILLIMETERS** DIM MIN NOM MAX 0.70 0.75 Α 0.80 Α1 0.05 А3 0.20 REF b 0.27 0.32 0.37 D 3.30 BSC D2 2.17 2.27 2.37 Ε 3.30 BSC E2 1.56 1.66 1.76 е 0.65 BSC 1.95 BSC e1 Κ 0.90 L 0.30 0.40 0.50 0.10 aaa bbb 0.10 0.10 CCC ddd 0.05 0.05 eee

## GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.30x3.30x0.75, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales