

# **MOSFET** – Dual N-Channel, POWERTRENCH®

100 V, 25 A, 19 m $\Omega$ 

## **FDMD82100**

### **General Description**

This device includes two 100 V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low r<sub>DS(on)</sub>/Qg FOM silicon.

#### **Features**

- Max  $r_{DS(on)} = 19 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 7 \text{ A}$
- Max  $r_{DS(on)} = 33 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 5.5 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- This Device is Pb-Free, Halide Free and RoHS Compliant

### **Applications**


- Synchronous Buck : Primary Switch of Half/Full bridge converter for telecom
- Motor Bridge: Primary Switch of Half/Full bridge converter for BLDC motor
- MV POL: 48 V Synchronous Buck Switch

### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter			Rating	Unit
V <sub>DS</sub>	Drain to Source Voltage			100	V
$V_{GS}$	Gate to Source	Voltage		±20	V
I <sub>D</sub>	Drain Current	Continuous $T_C = 25^{\circ}C$		25	Α
		Continuous (Note 1a)	T <sub>A</sub> = 25°C	7	
		Pulsed (Note 4)		80	
E <sub>AS</sub>	Single Pulse Av	/alanche Ener	gy (Note 3)	121	mJ
P <sub>D</sub>	Power Dissipat	ower Dissipation (Note 1a) $T_A = 25^{\circ}C$		2.1	W
	Power Dissipation (Note 1b) T <sub>A</sub> = 25°C			1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to + 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V <sub>DS</sub>	r <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	$19\mathrm{m}\Omega$ @ 10 V	25 A
	33 mΩ @ 6 V	



Power 3.3 x 5


PQFN12 3.3X5, 0.65P CASE 483BN

#### **MARKING DIAGRAM**



A = Assembly Plant Code
YWW = Date Code (Year & Week)
ZZ = Lot Code
82100 = Specific Device Code

### **PIN CONNECTIONS**



## ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

## FDMD82100

#### THERMAL CHARACTERISTICS

Symbol	Parameter		Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Top Source)	3.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	60	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	130	

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
OFF CHAI	RACTERISTICS			•	•	•	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	_	_	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	70	-	mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	_	-	1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA	
ON CHAR	ACTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	3.3	4	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-9	_	mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A	-	15	19	mΩ	
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 5.5 A	-	23	33		
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A, T <sub>J</sub> = 125°C	1	27	35		
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 7 A	1	18	-	S	
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	805	1070	pF	
C <sub>oss</sub>	Output Capacitance	1	-	176	235	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	]	-	8	15	pF	
Rg	Gate Resistance		0.1	1.8	3.6	Ω	
SWITCHIN	IG CHARACTERISTICS						
td <sub>(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 \text{ V, } I_D = 7 \text{ A,}$	-	9.4	19	ns	
t <sub>r</sub>	Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	-	3.2	10		
t <sub>d(off)</sub>	Turn-Off Delay Time	1	-	15	27	1	
t <sub>f</sub>	Fall Time	1	-	3.3	10		
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 50 V, $I_D$ = 7 A	-	12	17	nC	
		V <sub>GS</sub> = 0 V to 6 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A	-	8	11		
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A	-	3.9	-	nC	
$Q_{gd}$	Gate to Drain "Miller" Charge	]	1	2.7	_	nC	
DRAIN-S	DURCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_S = 7 \text{ A}$ (Note 2)	_	0.8	1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 7 A, di/dt = 100 A/μs	-	46	74	ns	
Q <sub>rr</sub>	Reverse Recovery Charge	1	_	48	77	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


## FDMD82100

## NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 60°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 130°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. E<sub>AS</sub> of 121 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 9 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V, 100% tested at L = 0.1 mH, I<sub>AS</sub> = 30 A. 4. Pulse Id refers to Figure 11. Forward Bias Safe Operation Area.

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## **TYPICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (continued)







Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage







Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs. Case Temperature






Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

## FDMD82100

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)




Figure 13. Junction-to-Case Transient Thermal Response Curve

## PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Quantity
FDMD82100	82100	PQFN12 3.3x5, 0.65P (Power 3.3 x 5) (Pb–Free, Halide Free)	13"	12 mm	3000 Units

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





В

2

12

TOP VIEW

FRONT VIEW

<del>ս ս սիս ս ս</del>

(2X)

Α

□ 0.10 C

SEE

DETAIL 'A'

0.10(M) C A B

0.05(M) C

E2



0.10 C

PIN#1

INDICATOR

(4X)

E3-


(4X)


### PQFN12 3.3X5, 0.65P CASE 483BN **ISSUE A**

#### **DATE 26 AUG 2021**

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MO-240, VARIATION BA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





DIM	MILLIMETERS				
Diivi	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80		
A1	0.00	-	0.05		
A3	(	).20 REF			
b	0.27	0.32	0.37		
D	4.90	5.00	5.10		
D2	1.92	2.04	2.14		
Е	3.20	3.30	3.40		
E2	1.24	1.34	1.44		
E3	0.10	0.20	0.30		
е	(	0.65 BSC	;		
e/2	0.325 BSC				
k	0.53 REF				
k1	0.36 REF				
k2	0.52 REF				
L	0.44	0.54	0.64		
Z	0.72 REF				

(12X) b (12X)	LAND PATTERN RECOMMENDATION
BOTTOM VIEW	*FOR ADDITIONAL INFORMATION ON OUI PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13670G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN12 3.3X5, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales