

# **MOSFET** – Dual N-Channel, POWERTRENCH®

**80 V, 66 A, 4.7 m** $\Omega$ 

## **FDMD8680**

### **General Description**

This package integrates two N-Channel devices connected internally in common-source configuration. This enables very low package parasitics and optimized thermal path to the common source pad on the bottom. Provides a very small footprint  $(5 \times 6 \text{ mm})$  for higher power density.

### **Features**

- Common Source Configuration to Eliminate PCB Routing
- Large Source Pad on Bottom of Package for Enhanced Thermals
- Max  $R_{DS(on)} = 4.7 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 16 \text{ A}$ Max  $R_{DS(on)} = 6.4 \text{ m}\Omega$  at  $V_{GS} = 8 \text{ V}$ ,  $I_D = 14 \text{ A}$
- Ideal for Flexible Layout in Secondary Side Synchronous Rectification
- 100% UIL Tested
- Pb-Free, Halide Free and RoHS Compliant

### **Applications**

- Isolated DC-DC Synchronous Rectifiers
- Common Ground Load Switches

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Value	Unit
$V_{DS}$	Drain to Source Voltage	80	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	$\begin{array}{lll} \text{Drain Current} & & & & \\ -\text{ Continuous (Note 5)} & & & T_C = 25^{\circ}\text{C} \\ -\text{ Continuous (Note 5)} & & & T_C = 100^{\circ}\text{C} \\ -\text{ Continuous (Note 1a)} & & & T_A = 25^{\circ}\text{C} \\ -\text{ Pulsed} & & & & \end{array}$	66 42 16 487	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	337	mJ
P <sub>D</sub>	$ \begin{array}{ll} \mbox{Power Dissipation} & T_{\mbox{\scriptsize C}} = 25^{\circ}\mbox{\scriptsize C} \\ \mbox{Power Dissipation (Note 1a)} & T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C} \\ \end{array} $	39 2.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	55	

V <sub>DS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
80 V	4.7 mΩ @ 10 V	66 A
	6.4 mΩ @ 8 V	



PQFN8 5 × 6, 1.27P (Power 5 × 6) CASE 483AS

### **ELECTRICAL CONNECTION**



N-Channel MOSFET

### **MARKING DIAGRAM**

ZXYYKK FDMD 8680 O

Z = Assembly Plant Code

X = Year Code

Y = Weekly Numeric Code

KK = Alphanumeric Character Lot Code

FDMD8680 = Specific Device Code

### **ORDERING INFORMATION**


See detailed ordering and shipping information on page 5 of this data sheet

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS		-			-
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	50	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 64 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	3.0	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	-10	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On–Resistance	$V_{GS} = 10 \text{ V}, I_D = 16 \text{ A}$ $V_{GS} = 8 \text{ V}, I_D = 14 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 16 \text{ A}, T_J = 125 ^{\circ}\text{C}$	-	3.3 3.9 5.6	4.7 6.4 8.0	mΩ
9FS	Forward Transconductance	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 16 A	-	49	70,	S
DYNAMIC (	CHARACTERISTICS			26	9.	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 1 MHz	n	3805	5330	pF
C <sub>oss</sub>	Output Capacitance		157	657	920	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		13.	26	77	pF
$R_{g}$	Gate Resistance	~0°	0.1	1.7	3.4	Ω
SWITCHING	G CHARACTERISTICS		61,	O'		
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD}$ = 40 V, $I_{D}$ = 16 A, $V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	141	20	32	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	$\mathcal{U}_{\overline{i}}$	18	32	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	WILL TOO 'EO,	_	30	48	ns
t <sub>f</sub>	Fall Time	$0 \cdot 1 \cdot $	_	10	20	ns
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V, } V_{DD} = 40 \text{ V, } I_D = 16 \text{ A}$	-	53	73	nC
$Q_gs$	Gate to Source Charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 16 A	_	17	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	(O) (IE)	_	10	-	nC
DRAIN-SO	URCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 16 A (Note 2)	-	8.0	1.3	V
	Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	_	0.7	1.2	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 16 A, di/dt = 100 A/μs	_	48	77	ns
$Q_{rr}$	Reverse Recovery Charge		_	39	62	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a. 55°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b. 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%. 3. E<sub>AS</sub> of 337 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 15 A, V<sub>DD</sub> = 80 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 49 A. 4. Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 






Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 



### TYPICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 13. Junction-to-Case Transient Thermal Response Curve


### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping <sup>†</sup>
FDMD8680	FDMD8680	PQFN8 5 x 6, 1.27P (Power 5 x 6) (Pb-Free/Halide Free)	D 13"	12 mm	3000 / Tape & Reel
	tape and reel specification. BRD8011/D.	tions, including part orientation are	nd tape sizes, ple	ease refer to our	Tape and Reel Packaging

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D,

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.







### **PQFN8 5X6, 1.27P** CASE 483AS **ISSUE A**


**DATE 17 MAY 2021** 

### NOTES:

- A) PACKAGE REFERENCE:
- TO JEDEC REGISTRATION, MO-240B, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
  C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP-OUT AREA







3.81

1.27

-0.52 (8X)


-1.91


KEEP-OUT

0.72 (6X)

0.30 (2X)-

1.72 (2X)





\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

5.10	)———
RECOMMENDED I	LAND PATTERN

3 58

3 1.79

DOCUMENT NUMBER: 98AON13667G Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales