$\frac{\text{MOSFET}}{\text{POWERTRENCH}^{\textcircled{R}}} - \text{N-Channel,}$ $40 \text{ V, } 49 \text{ A, } 2.2 \text{ m}\Omega$

FDMS8460

General Description

This N-Channel MOSFET is produced using ON Semiconductor's advanced POWERTRENCH® process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

Features

- Max $r_{DS(on)}$ = 2.2 m Ω at V_{GS} = 10 V, I_D = 25 A
- Max $r_{DS(on)} = 3.0 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 21.7 \text{ A}$
- Advanced Package and Silicon combination for low r_{DS(on)}
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant

Applications

• DC-DC Conversion

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V_{DS}	Drain to Source Voltage	40	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current: - Continuous (Package limited) $T_C = 25^{\circ}C$ - Continuous (Silicon limited) $T_C = 25^{\circ}C$ - Continuous $T_A = 25^{\circ}C$ (Note 1a) - Pulsed	49 167 25 160	Α
E _{AS}	Single Pulse Avalanche Energy (Note 3)	864	mJ
P _D	Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)	104 2.5	W
T _J , T _{STG}	J, T _{STG} Operating and Storage Junction Temperature Range		°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1




ON Semiconductor®

www.onsemi.com



N-Channel MOSFET





Top Power 56 (PQFN8)
CASE 483AE

MARKING DIAGRAM



\$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Data Code (Year & Week)
&K	= Lot
FDMS8460	= Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FDMS8460

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Quantity
FDMS8460	FDMS8460	Power 56 (PQFN8) (Pb-Free / Halogen Free)	3000/Tape&Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
FF CHARA	ACTERISTICS		•		•	
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		32		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
N CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250 \mu A$	1.0	1.9	3.0	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		-7.5		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 25 A		2.0	2.2	mΩ
		V _{GS} = 4.5 V, I _D = 21.7 A		2.6	3.0	1
		V _{GS} = 10 V, I _D = 25 A, T _J = 125°C		2.6	3.3	
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 25 A		137		S
YNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		5415	7205	pF
Coss	Output Capacitance			1470	1955	pF
C _{rss}	Reverse Transfer Capacitance			170	250	pF
Rg	Gate Resistance	f = 1MHz	0.1	1.4	3.1	Ω
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 20 \text{ V}, I_D = 25 \text{ A}, V_{GS} = 10 \text{ V},$		19	35	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$		9	19	ns
t _{d(off)}	Turn-Off Delay Time			48	78	ns
t _f	Fall Time			7	14	ns
Qg	Total Gate Charge	V_{GS} = 0 V to 10 V, V_{DD} = 20 V, I_D = 25 A		78	110	nC
		V_{GS} = 0 V to 4.5 V, V_{DD} = 20 V, I_D = 25 A		36	51	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 20 V, I _D = 25 A		15		nC
Q _{gd}	Gate to Drain "Miller" Charge			10		nC

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
DRAIN-SOURCE DIODE CHARACTERISTICS							
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 25 A (Note 2)		0.8	1.3	V	
		V _{GS} = 0 V, I _S = 2.1 A (Note 2)		0.7	1.2		
t _{rr}	Reverse Recovery Time	I _F = 25 A, di/dt = 100 A/μs		53	85	ns	
Q_{rr}	Reverse Recovery Charge			40	64	nC	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 R_{0,JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0CA} is determined by the user's board design.

NOTES:



a. 50 °C/W when mounted on a 1 in 2 pad of 2 oz copper.



- 2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.
- 3. Starting $T_J = 25^{\circ}C$, L = 0.3 mH, $I_{AS} = 24$ A, $V_{DD} = 40$ V, $V_{GS} = 10$ V

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage

FDMS8460

TYPICAL CHARACTERISTICS (continued)

(T_J = 25°C unless otherwise noted)




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation




Figure 13. Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and or other countries.

L2

L4

Z

θ

0.05

0.34

0°

0.18

0.44


0.34 REF

0.30

0.54

12°





DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

MANUAL, SOLDERRM/D.

3.81

LAND PATTERN

RECOMMENDATION

PB-FREE STRATEGY AND SOLDERING

DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE

*FOR ADDITIONAL INFORMATION ON OUR

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

BOTTOM VIEW

(2X

لـ (4X) لـ

b (8X)

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales