

MOSFET - N-Channel, POWERTRENCH®

80 V, 50 A, 13.4 m Ω

FDMS86380-F085

Features

- Typ $R_{DS(on)} = 11.3 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$; $I_D = 50 \text{ A}$
- Typ $Q_{g(tot)} = 20 \text{ nC}$ at $V_{GS} = 10 \text{ V}$; $I_D = 50 \text{ A}$
- UIS Capability
- AEC-Q101 Qualified and PPAP Capable
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Electronic Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)


Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V_{DSS}	80	V
Gate-to-Source Voltage		V_{GS}	±20	V
Continuous Drain Current (V _{GS} = 10 V) (Note 1)	10 == =		50	Α
Pulsed Drain Current	T _C = 25°C		See Figure 4	
Single Pulse Avalanche Energy (Note 2)		E _{AS}	16	mJ
Power Dissipation		P _D	75	W
Derate above 25°C			0.5	W/°C
Operating and Storage Temperature		T _J , T _{STG}	-55 to +175	°C
Thermal Resistance (Junction-to-Case)		$R_{\theta JC}$	2	°C/W
Maximum Thermal Resistance (Junction-to-Ambient) (Note 3)		$R_{ heta JA}$	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by bondwire configuration.
- 2. Starting Tj = 25°C, \dot{L} = 20 μ H, I_{AS} = 40 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
- 3. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	13.4 mΩ @ 10 V	50 A

ELECTRICAL CONNECTION



N-Channel MOSFET



PQFN8 CASE 483BJ

MARKING DIAGRAM



A = Assembly Location

WL = Wafer Lot Y = Year WW = Work Week

FDMS86380 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMS86380-F085	PQFN8	3000 /
	(Power 56)	Tape & Reel
	(Pb-Free)	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


Symbol	Parameter	Conditions		Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS					-	
B _{VDSS}	Drain-to-Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V		80	-	-	V
I _{DSS}	Drain-to-Source Leakage Current	V00 = 0 V	T _J = 25°C	-	-	1	μΑ
			T _J = 175°C (Note 4)	-	-	1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V		-	-	±100	nA
ON CHARA	CTERISTICS					-	
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	3.0	4.0	V
R _{DS(on)}	Drain-to-Source On-Resistance	I _D = 50 A	T _J = 25°C	-	11.3	13.4	mΩ
		V _{GS} = 10 V	T _J = 175°C (Note 4)	-	25.3	30.0	
DYNAMIC C	CHARACTERISTICS		-			-	
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		-	1440	-	pF
C _{oss}	Output Capacitance	7			300	-	
C _{rss}	Reverse Transfer Capacitance			-	14	-	
R _g	Gate Resistance	f = 1 MHz		-	2.0	-	Ω
Q _{g(tot)}	Total Gate Charge	V _{GS} = 0 to 10 V	V _{DD} = 64 V,	-	20	30	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 to 2 V		-	2.7	-	
Q _{gs}	Gate-to-Source Gate Charge			-	8.8	-	
Q _{gd}	Gate-to-Drain "Miller" Charge			-	4.4	-	
SWITCHING	CHARACTERISTICS					-	
t _{on}	Turn-On Time	V_{DD} = 40 V, I_{D} = 50 A, V_{GS} = 10 V, R_{GEN} = 6 Ω		-	-	31	ns
t _{d(on)}	Turn-On Delay			-	13	-	
t _r	Rise Time			-	8	-	
t _{d(off)}	Turn-Off Delay			-	15	-	
t _f	Fall Time			-	5	-	
t _{off}	Turn-Off Time			-	-	30	
DRAIN-SO	URCE DIODE CHARACTERISTICS						
V _{SD}	Source-to-Drain Diode Voltage	$I_{SD} = 50 \text{ A}, V_{GS} = 0 \text{ V}$ $I_{SD} = 25 \text{ A}, V_{GS} = 0 \text{ V}$		-	_	1.25	V
				-	-	1.2	
t _{rr}	Reverse Recovery Time	$I_F = 50 \text{ A}, \text{ d}I_{SD}/\text{d}t = 100 \text{ A}/\mu\text{s}, \text{ V}_{DD} = 64 \text{ V}$		-	37	55	ns
Q _{rr}	Reverse Recovery Charge			_	23	35	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production

TYPICAL CHARACTERISTICS

60



Current Limited V_{GS} = 10 V by Silicon 50 ID, DRAIN CURRENT (A) 40 30 20 10 0 50 75 100 125 150 175 25 200 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs.

Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)



(Note: Refer to **onsemi** Applications Notes <u>AN7514</u> and <u>AN7515</u>)

Figure 5. Forward Bias Safe Operating Area




Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics

Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)




Figure 16. Gate Charge vs. Gate to Source Voltage

Q_q, GATE CHARGE (nC)

V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

Figure 15. Capacitance vs. Drain to Source

Voltage




POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




PQFN8 5X6, 1.27P CASE 483BJ ISSUE C

DATE 13 DEC 2017





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	0.025	0.05	
b	0.31	0.41	0.51	
С	0.23	0.28	0.33	
D	4.90	5.00	5.10	
D1	4.80	4.90	5.00	
D2	3.72	3.82	3.92	
Е	6.20	6.30	6.40	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3	0.30			
E4	0.50			
е	1.27 BSC			
L	0.64	0.74	0.84	
L1	0.59	0.69	0.79	
θ	0°	_	12°	





 DOCUMENT NUMBER:
 98AON13688G
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 PQFN8 5X6, 1.27P
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

BOTTOM VIEW

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales