

MOSFET – N-Channel, POWERTRENCH®

100 V, 7.5 A, 22 m Ω

FDS3672

Features

- $r_{DS(ON)} = 19 \text{ m}\Omega$ (Typ.), $V_{GS} = 10 \text{ V}$, $I_D = 7.5 \text{ A}$
- $Q_g(tot) = 28 \text{ nC (Typ.)}, V_{GS} = 10 \text{ V}$
- Low Miller Charge
- Low Q_{RR} Body Diode
- Optimized Efficiency at High Frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)
- Pb-Free and Halide Free

Applications

- DC-DC Converters and Off-Line UPS
- Distributed Power Architecture and VRMs
- Primary Switch for 24 V and 48 V Systems
- High Voltage Synchronous Rectifier

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted.)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain to Source Voltage	100	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	$ \begin{array}{l} \text{Drain Current} \\ \text{Continuous } (T_A = 25^{\circ}\text{C}, \text{V}_{GS} = 10 \text{V}, \\ \text{R}_{\theta JA} = 50^{\circ}\text{C/W}) \\ \text{Continuous } (T_A = 100^{\circ}\text{C}, \text{V}_{GS} = 10 \text{V}, \\ \text{R}_{\theta JA} = 50^{\circ}\text{C/W}) \\ \text{Pulsed} \\ \end{array} $	7.5 4.8 Figure 4	A
E _{AS}	Single Pulse Avalanche Energy (Note 1)	416	mJ
P_{D}	Power Dissipation	2.5	W
	Derate above 25°C	20	mW/°C
T_J , T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Starting $T_J = 25^{\circ}C$, L = 13 mH, $I_{AS} = 8$ Å.


THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 10 s (Note 3)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 1000 s (Note 3)	85	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 2)	25	°C/W


- 2. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.
- 3. $R_{\theta JA}$ is measured with 1.0 in² copper on FR-4 board.



SOIC8 CASE 751EB



MARKING DIAGRAM



&Z = Assembly Plant Code &2 = Date Code (Year & Week) &K = Lot Traceability Code FDS3672 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping
FDS3672	SOIC8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS	•			•	
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	-	-	1	μΑ
		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_{C} = 150^{\circ}\text{C}$	-	-	250	
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V	-	-	±100	nA
ON CHARA	CTERISTICS	·				
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	-	4	V
r _{DS(ON)}	Drain to Source On Resistance	I_D = 7.5 A, V_{GS} = 10 V I_D = 6.8 A, V_{GS} = 6 V, I_D = 7.5 A, V_{GS} = 10 V, T_C = 150°C	- - -	0.019 0.023 0.035	0.023 0.028 0.043	Ω
OYNAMIC (CHARACTERISTICS	•				
C _{ISS}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	2015	-	pF
C _{OSS}	Output Capacitance	7	-	285	-	pF
C _{RSS}	Reverse Transfer Capacitance	7	-	70	-	pF
Q _{g(TOT)}	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 50 \text{ V}, \\ I_D = 7.5 \text{ A}, I_g = 1.0 \text{ A}$	-	28	37	nC
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0 \text{ V to } 2 \text{ V}, V_{DD} = 50 \text{ V}, \\ I_D = 7.5 \text{ A}, I_g = 1.0 \text{ A}$	-	4	6	nC
Q _{gs}	Gate to Source Gate Charge	V _{DD} = 50 V, I _D = 7.5 A, I _g = 1.0 A	-	10	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		-	6.8	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	6	-	nC
SWITCHING	G CHARACTERISTICS (V _{GS} = 10 V)					
t _{ON}	Turn-On Time	V _{DD} = 50 V, I _D = 4 A,	-	_	51	ns
t _{d(ON)}	Turn-On Delay Time	$V_{GS} = 10 \text{ V}, R_{GS} = 10 \Omega$	-	14	-	ns
t _r	Rise Time		-	20	-	ns
t _{d(OFF)}	Turn-Off Delay Time		-	37	-	ns
t _f	Fall Time		-	27	-	ns
t _{OFF}	Turn-Off Time		-	-	96	ns
DRAIN-SO	URCE DIODE CHARACTERISTICS					
V_{SD}	Drain to Source Diode Voltage	I _{SD} = 7.5 A	-	-	1.25	V
		I _{SD} = 4 A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 7.5 \text{ A}, \ dI_{SD}/dt = 100 \ A/\mu s$	_	_	55	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 7.5 A, dI _{SD} /dt = 100 A/μs	_	_	90	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)




Figure 1. Normalized Power Dissipation vs.

Ambient Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (Continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$




Figure 5. Forward Bias Safe Operating Area




Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs.

Drain Current




Figure 10. Normalized Drain to Source On Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS (Continued)

(T_A = 25°C unless otherwise noted)




Figure 11. Normalized Gate Threshold Voltage vs. Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 14. Gate Charge Waveforms for Constant Gate Currents

TEST CIRCUITS AND WAVEFORMS




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit





Figure 20. Switching Time Waveforms

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales