

Digital FET, P-Channel

-25 V, -0.12 A, 10 Ω

FDV302P

General Description

This P-Channel logic level enhancement mode field effect transistor is produced using our proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one P-channel FET can replace several digital transistors with different bias resistors such as the DTCx and DCDx series.

Features

- -25 V, -0.12 A Continuous, -0.5 A Peak
 - $R_{DS(on)} = 13 \Omega @ V_{GS} = -2.7 V$
 - $R_{DS(on)} = 10 \Omega @ V_{GS} = -4.5 V$
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. V_{GS(th)} < 1.5 V
- Gate-Source Zener for ESD Ruggedness. > 6 kV Human Body Model
- Compact Industry Standard SOT-23 Surface Mount Package
- Replace Many PNP Digital Transistors (DTCx and DCDx) with One DMOS FET
- This Device is Pb-Free and Halide Free

ABSOLUTE MAXIMUM RATINGS $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-Source Voltage	-25	V
V_{GSS}	Gate-Source Voltage	-8	V
I _D	Drain Current - Continuous	-0.12	Α
	Drain Current - Pulsed	-0.5	
P _D	Maximum Power Dissipation	0.35	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to 150	°C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100 pF/1500 Ω)	6.0	kV


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise noted.


Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	357	°C/W



SOT-23-3 CASE 318-08



MARKING DIAGRAM



&E = Designates Space &Y = Binary Calendar Ye

' = Binary Calendar Year Coding Scheme

302P = Specific Device Code

&G = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDV302P	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	TERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-25	_	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu A$, Referenced to 25°C	-	-20	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	-	_	-1	μΑ
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$	-	_	-10	
I _{GSS}	Gate - Body Leakage Current	V _{GS} = -8 V, V _{DS} = 0 V	-	_	-100	nA
ON CHARACTI	ERISTICS (Note 1)					
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	I_D = -250 μ A, Referenced to 25°C	-	1.9	-	mV/°C
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \mu A$	-0.65	-1	-1.5	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -2.7 \text{ V}, I_D = -0.05 \text{ A}$	-	10.6	13	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -0.2 \text{ A}$	-	7.9	10	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.2 \text{ A},$ $T_J = 125^{\circ}\text{C}$	-	12	18	
I _{D(on)}	On-State Drain Current	$V_{GS} = -2.7 \text{ V}, V_{DS} = -5 \text{ V}$	-0.05	_	-	Α
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -0.2 \text{ A}$	-	0.135	_	S
DYNAMIC CHA	ARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	_	11	_	pF
C _{oss}	Output Capacitance		-	7	_	
C _{rss}	Reverse Transfer Capacitance		-	1.4	_	
SWITCHING C	HARACTERISTICS (Note 1)					
t _{D(on)}	Turn-On Delay Time	$V_{DD} = -6 \text{ V}, I_D = -0.2 \text{ A},$	-	5	12	ns
t _r	Turn-On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 50 Ω	-	8	16	
t _{D(off)}	Turn-Off Delay Time		_	9	18	
t _f	Turn-Off Fall Time		-	5	10	
Qg	Total Gate Charge	$V_{DS} = -5 \text{ V}, I_D = -0.2 \text{ A}, V_{GS} = -4.5 \text{ V}$	-	0.22	0.31	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$	-	0.11	-	
Q _{gd}	Gate-Drain Charge		-	0.04	-	1
DRAIN-SOUR	CE DIODE CHARACTERISTICS AND M.	AXIMUM RATINGS	-		-	-
I _S	Maximum Continuous Drain-Source Di	ode Forward Current	_	_	-0.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -0.2 \text{ A (Note 1)}$	-	-1	-1.5	V
▼ SD	Brain Course Blode Forward Vollage	*43 - 0 4, 15 - 0.2 A (NOIC 1)			1.5	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 1. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

FDV302P

TYPICAL CHARACTERISTICS





Figure 1. On-Region Characteristics






Figure 3. On-Resistance Variation with Temperature




Figure 4. On Resistance Variation with Gate-To-Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDV302P

TYPICAL CHARACTERISTICS (continued)






Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

MILLIMETERS

MIN

0.89

0.01

0.37

0.08

2.80

1.20

1.78

0.30

0.35

2.10

O°

NOM

1.00

0.06

0.44

0.14

2.90

1.30

1.90

0.43

0.54

2.40





SOT-23 (TO-236) 2.90x1.30x1.00 1.90P **CASE 318 ISSUE AU**

DATE 14 AUG 2024

MAX

1.11

0.10

0.50

0.20

3.04

1.40

2.04

0.55

0.69

2.64

10°





DETAIL "A" Scale 3:1







NOTES:

DIM

Α

Α1

b

С

D

Ε

е L

L1

HE

Τ

- DIMENSIONING AND TOLERANCING 1. PER ASME Y14.5M, 2018. CONTROLLING DIMENSIONS:
- MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE
- BASE MATERIAL.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Date Code

= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT

* For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236) 2.90x1.30x1.00 1.90P		PAGE 1 OF 2	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

SOT-23 (TO-236) 2.90x1.30x1.00 1.90P CASE 318 ISSUE AU

DATE 14 AUG 2024

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR			
STYLE 9: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 10: PIN 1. DRAIN 2. SOURCE 3. GATE	2. CATHODE 2.	2: STYLE 13: CATHODE PIN 1. SOURCE CATHODE 2. DRAIN ANODE 3. GATE	STYLE 14: PIN 1. CATHODE 2. GATE 3. ANODE
STYLE 15: PIN 1. GATE 2. CATHODE 3. ANODE	STYLE 16: PIN 1. ANODE 2. CATHODE 3. CATHODE	2. ANODE 2.	3: STYLE 19: NO CONNECTION PIN 1. CATHODE CATHODE 2. ANODE ANODE 3. CATHODE-ANODE	STYLE 20: PIN 1. CATHODE 2. ANODE 3. GATE
STYLE 21: PIN 1. GATE 2. SOURCE 3. DRAIN	STYLE 22: PIN 1. RETURN 2. OUTPUT 3. INPUT			STYLE 26: PIN 1. CATHODE 2. ANODE 3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE			

DOCUMENT NUMBER:	98ASB42226B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236) 2.90x1.30x1.00 1.90P		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales