

# **MOSFET - P-Channel**

# 100 V

# **FQD8P10TM-F085**

# Description

These P-Channel enhancement mode power field effect transistors are produced using onsemi's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

#### **Features**


- -6.6 A, -100 V,  $R_{DS(on)} = 0.53 \Omega @ V_{GS} = -10 \text{ V}$
- Low Gate Charge (Typ. 12 nC)
- Low Crss (Typ. 30 pF)
- Fast Switching
- 100% Avalanche Tested
- Improved dv/dt Capability
- Qualified to AEC-Q101
- RoHS Compliant

January, 2024 - Rev. 4


# **ABSOLUTE MAXIMUM RATINGS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
V <sub>DSS</sub>	Drain-Source Voltage	-100	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C) - Continuous (T <sub>C</sub> = 100°C)	-6.6 -4.2	А
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)	-26.4	Α
V <sub>GSS</sub>	Gate-Source Voltage	±30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	150	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)	-6.6	Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	4.4	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	-6.0	V/ns
$P_{D}$	Power Dissipation (T <sub>A</sub> = 25°C)*	2.5	W
	Power Dissipation (T <sub>C</sub> = 25°C)  – Derate above 25°C	44 0.35	W W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
TL	T <sub>L</sub> Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



DPAK3 CASE 369AS



### MARKING DIAGRAM



&Z = Assembly Code

&3 = Date Code (Year and Week)

&K = Lot Code

FQD8P10 = Specific Device Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FQD8P10TM-F085	DPAK3 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### THERMAL CHARACTERISTICS

Symbol	Parameter	Тур	Max	Unit
Rejc	Thermal Resistance, Junction to Case	-	2.84	°C/W
RеJA	Thermal Resistance, Junction to Ambient*	-	50	°C/W
Reja	Thermal Resistance, Junction to Ambient		110	°C/W

### NOTE:

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Symbol	Characteristic	Test Conditions	Min	Тур	Max	Unit
OFF CHARAC	CTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu A$	-100	-	-	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C	-	-0.1	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -100 V, V <sub>GS</sub> = 0 V	_	-	-1	μΑ
		$V_{DS} = -80 \text{ V}, T_{C} = 125^{\circ}\text{C}$	_	-	-10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	-100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	-	-	100	nA
ON CHARAC	TERISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-2.0	-	-4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -3.3 \text{ A}$	_	0.41	0.53	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -40 \text{ V}, I_D = -3.3 \text{ A (Note 4)}$	_	4.1	_	S
DYNAMIC CH	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -25 \text{ V, } V_{GS} = 0 \text{ V,}$ f = 1.0 MHz	_	360	470	pF
C <sub>oss</sub>	Output Capacitance		-	120	155	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	30	40	pF
SWITCHING (	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -50 \text{ V}, I_D = -8.0 \text{ A},$	-	11	30	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$ (Note 4, 5)	-	110	230	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	20	50	ns
t <sub>f</sub>	Turn-Off Fall Time		_	35	80	ns
$Q_g$	Total Gate Charge	$V_{DS} = -80 \text{ V}, I_D = -8.0 \text{ A},$	_	12	15	nC
$Q_gs$	Gate-Source Charge	V <sub>GS</sub> = -10 V (Note 4, 5)	_	3.0	_	nC
$Q_gd$	Gate-Drain Charge	, ,	_	6.4	_	nC
DRAIN-SOUF	RCE DIODE CHARACTERISTICS AND I	MAXIMUM RATINGS				
IS	Maximum Continuous Drain-Source Diode Forward Current		_	-	-6.6	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		_	-	-26.4	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -6.6 \text{ A}$	-	-	-4.0	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = -8.0 \text{ A,}$ $dI_{F} / dt = 100 \text{ A/ } \mu \text{s} \text{ (Note 4)}$	-	98	_	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	0.35	-	μС


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

- 1. Repetitive Rating: Pulse–width limited by maximum junction temperature. 
  2. L = 5.2 mH,  $I_{AS}$  = -6.6 A,  $V_{DD}$  = -25 V,  $R_{G}$  = 25  $\Omega$ , Starting  $T_{J}$  = 25°C. 
  3.  $I_{SD} \le$  -8.0 A, di/dt  $\le$  300 A/ $\mu$ s,  $V_{DD} \le$  BV $_{DSS}$ , Starting  $T_{J}$  = 25°C. 
  4. Pulse Test: Pulse width  $\le$  300  $\mu$ s, Duty cycle  $\le$  2%. 
  5. Essentially independent of operating temperature.

<sup>\*</sup>When mounted on the minimum pad size recommended (PCB Mount)

# **TYPICAL CHARACTERISTICS**



-V<sub>DS</sub>, Drain-Source Voltage (V)

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage






Figure 5. Capacitance Characteristics




-V<sub>GS</sub>, Gate-Source Voltage (V)

Figure 2. Transfer Characteristics



-V<sub>SD</sub>, Source-Drain Voltage (V)

Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Q<sub>G</sub>, Total Gate Charge (nC)

Figure 6. Gate Charge Characteristics

# TYPICAL CHARACTERISTICS (continue)

3.0




RDS(ON), (Normalized) Drain-Source 2.5 2.0 On-Resistance 1.5 1.0 \*Notes: 0.5 1.  $V_{GS} = -10 \text{ V}$ 2.  $I_D = -3.3 \text{ A}$ 0.0 -50 200 50 100 150


T<sub>J</sub>, Junction Temperature (°C)

Figure 7. Breakdown Voltage Variation vs. Temperature

T<sub>J</sub>, Junction Temperature (°C)








-V<sub>DS</sub>, Drain-Source Voltage (V)

Figure 9. Maximum Safe Operating Area

T<sub>C</sub>, Case Temperature (°C)

Figure 10. Maximum Drain Current vs. Case Temperature



t<sub>1</sub>, Square Wave Pulse Duration (s)

Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms





Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms



V<sub>DS</sub>
(DUT)

Body Diode
Forward Voltage Drop

Body Diode Recovery dv/dt

Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms





### DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

**DATE 20 DEC 2023** 

- NOTES: UNLESS OTHERWISE SPECIFIED


  A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.


  B) ALL DIMENSIONS ARE IN MILLIMETERS.

  C) DIMENSIONING AND TOLERANCING PER


  - מו


- A
- F)
- DIMENSIONING AND TOLERANCING PER
  ASME Y14.5M-2018.
  SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
  CORNERS OR EDGE PROTRUSION.
  FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
  STUB WITHOUT CENTER LEAD.
  DIMENSIONS ARE EXCLUSIVE OF BURRS,
  MOLD FLASH AND TIE BAR EXTRUSIONS.
  LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
  T0228P991X239-3N.





θ





A

5.55	MIN-
	6.50 MIN
6.40 LXXX	
1	2.85 MIN
	1.25 MIN
4.5	2.286

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# **GENERIC MARKING DIAGRAM\***

10°

XXXXXX XXXXXX **AYWWZZ** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

Υ = Year

WW = Work Week

77 = Assembly Lot Code

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13810G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DPAK3 6.10x6.54x2.29, 4.57P **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales