

Is Now Part of

OR NEW DESIGN

DN Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and safety requirements or standards, regardless of any support or application provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unauthorized sage and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconduct




HUF76609D3S

Data Sheet

May 2024

N-Channel Logic Level UltraFET Power MOSFET 100 V, 10 A, 165 $m\Omega$

Packaging



Absolute Maximum Rating. To = 25°C, Unless Otherwise Specified

| | HUF76609D3ST | UNITS |
|--|-------------------|-------------------|
| Drain to Source Voltage (Note 1) V _{DSS} | 100 | V |
| Drain to Cate Voltage ($R_{GS} = 20k\Omega$) (Note 1) | 100 | V |
| Gate to Source Voltage | ±16 | V |
| | | |
| Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 5^{\circ}V$) | 10 | А |
| Continuous (T _C = 25° C, V _{GS} = 10V) (Figure 2)I _D | 10 | А |
| Continuous ($T_{C} = 100^{\circ}C$, $V_{GS} = 5V$) | 7 | А |
| Continuous ($T_c = 100^{\circ}$ C, $V_{GS} = 4.5$ V) (Figure 2) | 7 | A |
| Pulsed Drain Current I _{DM} | Figure 4 | |
| Pulsed Avalanche Rating UIS | Figures 6, 17, 18 | |
| Power Dissipation | 49 | W |
| Derate Above 25 ^o C | 0.327 | W/ ^o C |
| Operating and StorageTemperature | -55 to 175 | °C |
| Maximum Temperature for Soldering | | |
| Leads at 0.063in (1.6mm) from Case for 10s | 300 | °C |
| Package Body for 10s, See Techbrief TB334T _{pkg} | 260 | °C |
| NOTE: | | |

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|---------------------|---|--|-----|-------|-------|----------|
| OFF STATE SPECIFICATIONS | | | | | | | |
| Drain to Source Breakdown Voltage | BV _{DSS} | $I_D = 250\mu A, V_{GS} = 0V$ (Figure 12) | | 100 | - | - | V |
| | | $I_D = 250\mu A$, $V_{GS} = 0V$, $T_C = -40^{\circ}C$ (Figure 12) | | 90 | - | - | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} = 95V, V _{GS} = 0V | | - | - | 1 | μA |
| | | $V_{DS} = 90V, V_{GS} = 0V, T_{C}$ | = 150 ⁰ C | - | - | 250 | μA |
| Gate to Source Leakage Current | I _{GSS} | $V_{GS} = \pm 16V$ | | - | - | ±100 | nA |
| ON STATE SPECIFICATIONS | | | | | | | |
| Gate to Source Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_{D} = 250 \mu A (F)$ | Figure 11) | 1 | - | 3 | V |
| Drain to Source On Resistance | rDS(ON) | I _D = 10A, V _{GS} = 10V (Figures 9, 10) | | | 0.130 | 0.160 | Ω |
| | | I _D = 7A, V _{GS} = 5V (Figure 9) | | | 0.135 | 0.165 | Ω |
| | | I _D = 7A, V _{GS} = 4.5V (Figu | re 9) | | 0.140 | 0.168 | <u>0</u> |
| THERMAL SPECIFICATIONS | l | | | 1 | | | 5 |
| Thermal Resistance Junction to Case | R _{θJC} | TO-252 | | | - | 3.06 | °C/W |
| Thermal Resistance Junction to Ambient | R _{θJA} | - | | | 11 | 100 | °C/W |
| SWITCHING SPECIFICATIONS (VGS = | = 4.5V) | | | 24 | | | |
| Turn-On Time | tON | V _{DD} = 50V, I _D = 7A | | - | - | 77 | ns |
| Turn-On Delay Time | t _{d(ON)} | $V_{GS} = 4.5V, R_{GS} = 20\Omega$ | | - | 10 | 13 | ns |
| Rise Time | t _r | _ (Figures 15, 21, 22) | 5- | 41 | | ns | |
| Turn-Off Delay Time | t _{d(OFF)} | | | 30 | - | ns | |
| Fall Time | t _f | NV R | | 24 | 28 | - | ns |
| Turn-Off Time | ^t OFF | | | - | - | 87 | ns |
| SWITCHING SPECIFICATIONS (V_{GS} = | = 10 \/) | | 10 16 | 1 | | | |
| Turn-On Time | ton | $V_{DD} = 50 \ /, \ I_{D} = 10A$ $V_{OS} = 10V,$ | | - | - | 36 | ns |
| Turn-On Delay Time | td(ON) | | | - | 6 | - | ns |
| Rise Time | tr | P _{GS} = 24Ω (Figures 16, 21, 22) | | - | 18 | - | ns |
| Turn-Off Delay Time | t _{u(OFF)} | | | - | 55 | - | ns |
| Fall Time | ų , | | | - | 39 | - | ns |
| Turn-Off Time | tOF F | | | - | - | 141 | ns |
| GATE C. RGE PECIFICATIONS | | N | | | I | | |
| Total Gate Charge | Q _{g(TOT)} | $V_{GS} = 0V$ to 10V V_D | _D = 50V, | - | 13 | 16 | nC |
| Gate Charge at 5V | Q _{g(5)} | $V_{OO} = 0V \text{ to } 5V$ | = 7A, | - | 7.3 | 8.8 | nC |
| Threshold Gate Charge | Q _{g(TH)} | | _{REF)} = 1.0mA gures 14, 19, 20) | - | 0.5 | 0.6 | nC |
| Gate to Source Gate Charge | Q _{gs} | | gaios 17, 10, 20j | - | 1.4 | - | nC |
| Cate to Drain "Miller" Charge | Q _{gd} | | | - | 3.4 | - | nC |
| CAPACITANCE SPECIFICATIONS | 0. | | | 1 | | | 1 |
| Input Capacitance | C _{ISS} | $V_{DS} = 25V, V_{GS} = 0V,$ | | - | 425 | - | pF |
| Output Capacitance | C _{OSS} | f = 1MHz | | - | 75 | - | pF |
| Reverse Transfer Capacitance | C _{RSS} | (Figure 13) | | - | 22 | - | pF |

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

Source to Drain Diode Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------|-----------------|--|-----|-----|------|-------|
| Source to Drain Diode Voltage | V _{SD} | I _{SD} = 7A | - | - | 1.25 | V |
| | | I _{SD} = 4A | - | - | 1.0 | V |
| Reverse Recovery Time | t _{rr} | $I_{SD} = 7A$, $dI_{SD}/dt = 100A/\mu s$ | - | - | 92 | ns |
| Reverse Recovered Charge | Q _{RR} | I _{SD} = 7A, dI _{SD} /dt = 100A/μs | - | - | 273 | nC |

Typical Performance Curves






FIGURE 4. PEAK CURRENT CAPABILITY







Typical Performance Curves (Continued)
















FIGURE 15. SWITCHING TIME vs GATE RESISTANCE








NOTE: Refer to Fairchild Application Notes AN7254 and AN7260. FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT





Test Circuits and Waveforms




©2001 Fairchild Semiconductor Corporation

PSPICE Electrical Model

.SUBCKT HUF76609D3 2 1 3 ; rev 23 August 1999

CA 12 8 7.5e-10 CB 15 14 7.6e-10 CIN 6 8 4.03e-10



.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

```
REV 23 August 1999
template huf76609d3 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 1.2e-12, n = 1.05, cjo = 6.7e-10, tt = 6.9e-8, m = 0.77)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 4.3e-10, is = 1e-30, n = 10, m = 0.9)
m..model mmedmod = (type=_n, vto = 1.88, kp = 5, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 2.13, kp = 12.4, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.59, kp = 0.12, is = 1e-30, tox = 1)
                                                                                                                                   LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -4.5, voff = -2.5)
                                                                                   DPLCAP
                                                                                               5
                                                                                                                                             DRAIN
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2.5, voff = -4.5)
                                                                                                                                               o 2
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.3, voff = 0.2)
                                                                                10
                                                                                                                                  RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.2, voff = -0.3)
                                                                                                 RSLC1
                                                                                                             RDBREAK
                                                                                                51
c.ca n12 n8 = 7.5e-10
                                                                                 RSLC2 ≥
c.cb n15 n14 = 7.6e-10
                                                                                                                       2
                                                                                                                                   RDBODY
                                                                                                   ISCL
c.cin n6 n8 = 4.03e-10
                                                                                                               DBREAK
                                                                                                 50
d.dbody n7 n71 = model=dbodymod
                                                                                                RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                              6
                                                                       ESG
d.dplcap n10 n5 = model=dplcapmod
                                                                                    EVTHRES
                                                                                                    16
                                                                                                 21
                                                                                       19
8
                                                                                                            •
                                                                                                                 WWEAK
i.it n8 n17 = 1
                                                    LGATE
                                                                      EVTEMP
                                                                                                                                  DBODY
                                                              RGATE
                                           GATE
                                                                                 6
                                                                         18
22
                                                                                                                 EBREAK
I.Idrain n2 n5 = 1e-9
                                                                                                          MED
                                             1
                                                             9
                                                      w
                                                                    20
I.lgate n1 n9 = 3.7e-9
                                                                                                 ISTRO
                                                   RLGATE
l.lsource n3 n7 = 3.4e-9
                                                                                                                                  LSOURCE
                                                                                          CIN
                                                                                                                                             SOURCE
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
                                                                                                                                                3
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                                RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                                 RLSOURCE
                                                                       S1A
res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = -5e-7
                                                                                                                     RBREAK
                                                                           <u>13</u>
res.rdbody n71 n5 = 1.2e-2, tc1 = 1.2e-3, tc2 = 1.00
                                                                                                                                18
res.rdbreak n72 n5 = 9.9e-1, tc1 = 1e-3, tc2 = -2e-5
                                                                                                                                RVTEMP
res.rdrain n50 n16 = 9.4e-2, tc1 = 8.1e-3, tc2 = 2.4e-5
                                                                      S1B
                                                                                   S2B
res.rgate n9 n20 = 3.3
                                                                                                                                19
res.rldrain n2 n5 = 10
                                                                                                               IT
                                                                                                                  1
res.rlgate n1 n9 = 37
                                                                                                                                  VBAT
res.rlsource n3 n7 = 34
                                                                          EGS
                                                                                       EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 3e-3, tc2
                                         2e-1
                                                                                                             8
res.rslc2 n5 n50 = 1e3
                                                                                                                                22
res.rsource n8 n7
                    1.3e-2, to1 = 1e-3, tc2 = 1e 6
                                                                                                                    RVTHRES
                  9 = 1 \text{ tc1} = -1.6 - 3, \text{ tc2} = -1.5 - 6= 1, \text{ tc1} = -1.5 - 3, \text{ tc2} = -4.3 - 6
res.rvtemp n18 n19
res.rvthres n22 n8
spe.ebreak n11 n7 n17 n18 = 116.7
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n5 n13 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a no n12 n13 n8 = model=s1amod
sw_vcsp.s1o n13 n12 n13 n8 = model=s1omod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
w_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/17.3))** 3.5))
```

SPICE Thermal Model

REV 23 August 1999 T76609d3

CTHERM1 th 6 9.50e-4 CTHERM2 6 5 2.40e-3 CTHERM3 5 4 3.90e-3 CTHERM4 4 3 4.10e-3 CTHERM5 3 2 5.60e-3 CTHERM6 2 tl 4.00e-2

RTHERM1 th 6 2.00e-2 RTHERM2 6 5 1.10e-1 RTHERM3 5 4 2.75e-1 RTHERM4 4 3 5.53e-1 RTHERM5 3 2 7.25e-1 RTHERM6 2 tl 7.56e-1

SABER Thermal Model

SABER thermal model t76609d3

template thermal_model th tl thermal_c th, tl

ctherm.ctherm1 th 6 = 9.50e-4 ctherm.ctherm2 6 5 = 2.40e-3 ctherm.ctherm354 = 3.90e-3ctherm.ctherm4 4 3 = 4.10e-3 ctherm.ctherm5 3 2 = 5.60e-3 ctherm.ctherm6 2 tl = 4.00e-2

rtherm.rtherm1 th 6 = 2.00e-2

JUNCTION th RTHERM1 CTHERM1 Ş 6 RTHERM2 CTHERM2 DESIGN 5 CTHERMS RTHERM3 RTHERM4 THIS DEVICE PLEASENTATI REPRESENTATI RTI 'ERM5 CTHERM5 2 RTHERM6 CTHERM6 CASE tl δ

FAIRCHIL

SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPower™ |
|-------------------------|
| AX-CAP [®] * |
| BitSiC™ |
| Build it Now™ |
| CorePLUS™ |
| CorePOWER™ |
| CROSSVOLT™ |
| CTL™ |
| Current Transfer Logic™ |
| DEUXPEED® |
| Dual Cool™ |
| EcoSPARK [®] |
| EfficentMax™ |
| ESBC™ |
| |

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ **FACT[®]** FAST® FastvCore™ FETBench™ FPS™

Global Power ResourceSM GreenBridge™ Green FPS™ Green FPS™ e-Series™ G*max*™ GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver[®] OptoHiT™ **OPTOLOGIC® OPTOPLANAR[®]**

F-PFS™

FRFFT®

PowerTrench[®] PowerXS[™] Programmable Active Droop™ QFET⁽ QS™ Quiet Series™ RapidConfigure ™ TM Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM® STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSC SupreMOS yncFET™

SYSTEM^{®*} GENERAL TinyBoost[®] TinyBuck® TinyCalc™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWN Wire Tir TranSiC™ TriFault Detect TRUECURRENT®* SerD V

ESIGN

Sync-Lock™

UHC[®] Ultra FRFET™ UniFETT VCX[™] visualMax™ Voltage Plus 7 XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FURCHILD'S WORLDWIDE THRMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCT

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS APEND TAUTHOR ZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used here in:

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life. (c) whose failure to perform when properly used in accordance with structions for use provided in the labeling, can be reasonably pected to result in a significant injury of the user.

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporations And-Counterfaiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase sounterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the prol.fc.ation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|-----------------------|---|
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. |

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

OT RECONNERVOUR OR MENDE SENTATIVE FOR INFORMATION SENTATIVE FOR INFORMATION

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

NEW DESIGN