

1 Introduction

This guide describes the hardware for the FRDM-KW36 Freedom development board. The FRDM-KW36 Freedom development board is highly configurable, low-power, and cost-effective evaluation board for application prototyping and demonstration of the KW36A/35A and KW36Z/35Z family of devices. This evaluation board offers easy-to-use mass-storage-device mode flash programmer, a virtual serial port, and standard programming and run-control capabilities.

The KW36 is an ultra-low-power, highly integrated single-chip device that enables Bluetooth® Low Energy (LE) or Generic FSK (at 250, 500 and 1000 kbps) for portable, low-power embedded systems.

The KW36 integrates a radio transceiver operating in the 2.36 GHz to 2.48 GHz range supporting a range of GFSK, an Arm Cortex-M0+ CPU, up to 512 KB Flash and up to 64 KB SRAM, Bluetooth LE Link Layer hardware and peripherals optimized to meet the requirements of the target applications.

2 Overview and description

The FRDM-KW36 development board is an evaluation environment supporting KW35Z/36Z/35A/36A (KW36) Wireless Microcontrollers (MCU). The KW36 integrates a radio transceiver operating in the 2.4 GHz band (supporting a range of GFSK and Bluetooth LE) and an Arm Cortex-M0+ MCU into a single package. NXP supports the KW36 with tools and software that include hardware evaluation and development boards, software development IDE, applications, drivers, and a custom PHY with a Bluetooth LE Link Layer. The FRDM-KW36 development board consists of the KW36A device with a 32 MHz reference crystal oscillator, RF circuitry (including antenna), 4-Mbit external serial flash, CAN and LIN transceivers and supporting circuitry in the popular Freedom board form-factor. The board is a standalone PCB and supports application development with NXP's Bluetooth LE and Generic FSK libraries.

2.1 Overview

Figure 1 on page 2 shows a high-level block diagram of the FRDM-KW36 board features.

Contents

1 Introduction.....	1
2 Overview and description.....	1
3 Functional description.....	6
4 Headers and jumpers.....	22
5 References.....	26
6 Revision history.....	26






Figure 1. FRDM-KW36 block diagram

2.2 Feature description

The FRDM-KW36 development board is based on NXP Freedom development platform. It is the most diverse reference design containing the KW36A device and all necessary I/O connections for use as a stand-alone board, or connected in an application. [Figure 2](#) on page 3 shows the FRDM-KW36 development board.




Figure 2. FRDM-KW36 Freedom development board

The FRDM KW36 development board includes these features:

- NXP ultra-low-power KW36A Wireless MCU supporting Bluetooth LE and Generic FSK.
- Compliant Bluetooth 5 LE.
- Reference design area with small-footprint, low-cost RF node:
 - Single-ended input/output port.
 - Low count of external components.
 - Programmable output power from -30 dBm to +3.5 dBm at the SMA connector, when using DCDC Bypass or operating the DCDC in Buck mode.
 - Receiver sensitivity is -100 dBm, typical (@ 1 % PER for 20-byte payload packet) for GFSK applications (250 kbps, BT=0.5, h=0.5), at the SMA connector.
 - Receiver sensitivity is -95 dBm (for Bluetooth LE applications) at the SMA connector.
- Integrated PCB inverted F-type antenna and SMA RF port (requires moving C55 to C57)
- Selectable power sources.
- DC-DC converter with Buck, and Bypass operation modes.
- 32 MHz reference oscillator for RF operation.
- 32.768 kHz reference oscillator mainly used for RTC operation and RF low power operation.
- 2.4 GHz frequency operation (ISM and MBAN).
- 4-Mbit (512 kB) external serial flash memory for Over-The-Air Programming (OTAP) support
- NXP FXOS8700CQ Digital Sensor, 3D Accelerometer ($\pm 2g/\pm 4g/\pm 8g$) + 3D Magnetometer
- Thermistor circuit to test KW36 ADC module.
- Coin cell connector compatible with a CR2032 coin cell. CAN/LIN transceivers are not functional when using coin cell.

- Integrated Open-Standard Serial and Debug Adapter (OpenSDA).
- Cortex 10-pin (0.05") SWD debug port for target MCU.
- Cortex 10-pin (0.05") JTAG port for OpenSDA updates.
- One RGB LED indicator.
- One red LED indicator.
- Two push-button switches.
- NXP TJA1057 high-speed CAN transceiver.
- NXP TJA1027 LIN 2.2A/SAE J2602 transceiver.

Figure 3 on page 4 shows the main board features and Input/Output headers for the FRDM-KW36 board:




Figure 3. FRDM-KW36 component placement

2.3 OpenSDA serial and debug

The FRDM-KW36 development board includes OpenSDA v2.2- a serial and debug adapter circuit that includes an open-source hardware design, an open-source bootloader, and debug interface software. It bridges serial and debug communications between a USB host and an embedded target processor as shown in [Figure 4](#) on page 5. The hardware circuit is based on an NXP Kinetis K20 family MCU (MK20DX128VFM5) with 128 KB of embedded flash and an integrated USB controller. OpenSDAv2.2 comes preloaded with the DAPLink bootloader - an open-source Mass Storage Device (MSD) bootloader and the CMSIS-DAP Interface firmware, which provides a MSD flash programming interface, a virtual serial port interface, and a CMSIS-DAP debug protocol interface. For more information on the OpenSDAv2.2 software, see mbed.org, <https://github.com/mbedmicro/DAPLink>.




Figure 4. OpenSDAv2.2 high-level block diagram

OpenSDAv2.2 is managed by a Kinetis K20 MCU built on the Arm Cortex-M4 core. The OpenSDAv2.2 circuit includes a status LED (D1) and a pushbutton (SW1). The pushbutton asserts the Reset signal to the KW36 target MCU. It can also be used to place the OpenSDAv2.2 circuit into bootloader mode. UART and GPIO signals provide an interface to either the SWD debug port or the K20. The OpenSDAv2.2 circuit receives power when the USB connector J11 is plugged into a USB host.

2.3.1 Virtual serial port

A serial port connection is available between the OpenSDAv2.2 MCU and pins PTC6 and PTC7 of the KW36.

NOTE

To enable the Virtual COM, Debug, and MSD features, mbed drivers must be installed. Download the drivers at <https://developer.mbed.org/handbook/Windows-serial-configuration>.

3 Functional description

The four-layer board provides the KW36 with its required RF circuitry, 32 MHz reference oscillator crystal, and power supply with a DC-DC converter including Bypass and Buck modes. The layout for this base-level functionality can be used as a reference layout for your target board.

3.1 RF circuit

The FRDM-KW36 RF circuit provides an RF interface for users to begin application development. A minimum matching network to the MCU antenna pin is provided through C50 and L2. An additional matching component, C51, is provided to match the printed F-antenna to a 50 ohms controlled line.

An optional SMA is located at J21. This is enabled by rotating the 10-pF capacitor in C55 to the location of C57. Figure 5 on page 6 shows the RF circuit in details.




Figure 5. FRDM-KW36 RF circuit

3.1.1 RF path with matching components

RF matching needs to be adjusted to be able to reach sensitivity performances on the FRDM-KW36 board Rev B and Rev B1. Original component values are L2 = 5.1 nH & C50=0.7 pF.

Measurements are done using the SMA connector. Therefore, the C57 capacitor is mounted and the C55 capacitor is not mounted.




Figure 6. Matching components

Matching components must be: L2 = 4.7 nH & C50 = 0.6 pF. The following tables show the tested components to achieve proper sensitivity performance.

- L2 = 4.7 nH


Description	Mfr. name	Mfr. part number
IND -- 0.0047 mH @ 500 MHz 300 mA +/-0.1 nH 0402	MURATA	LQP15MN4N7B02


- C50 = 0.6 pF

Description	Mfr. name	Mfr. part number
CAP CER 0.6 pF 50 V 0.1 pF COG 0402	MURATA	GRM1555C1HR60BA01D

3.1.1.1 Current hardware: FRDM-KW36 Rev. B & B1 results

Figure 7 on page 8 and Figure 8 on page 9 show the results when using L2 = 5.1 nH & C50 = 0.7 pF.






Results:


- Rx return loss: -13.6 dB (2.4 GHz) < S11 < -6.5 dB (2.48 GHz)
- Tx return loss: -9.08 dBm (2.48 GHz) < S11 < -21.7 dB (2.4 GHz)

RF matching is not set correctly on this PCB revision. Sensitivity is around -94 dBm instead of -95 dBm.

3.1.1.2 Modified hardware: FRDM-KW36 Rev. B & B1 results

Figure 9 on page 10 and Figure 10 on page 11 show the results when using L2 = 4.7 nH & C50 = 0.6 pF.





Results:

- Rx return loss: -11.8 dB (2.4 GHz) < S11 < -19 dB (2.48 GHz)
- Tx return loss: -17.2 dBm (2.48 GHz) < S11 < -17.5 dB (2.4 GHz)

RF matching shows good results on this PCB revision. Sensitivity could reach -95 dBm.

3.2 Clocks

The FRDM-KW36 board provides two clocks. A 32 MHz for clocking the MCU and Radio, and a 32.768 kHz to provide an accurate low power time base.




Figure 11. FRDM-KW36 32 MHz reference oscillator circuit

- 32 MHz Reference Oscillator
 - [Figure 11](#) on page 12 shows the 32 MHz external crystal Y1. The Bluetooth LE specification requires the frequency to be accurate less than ± 50 ppm. The FRDM-KW36 is equipped with a ± 10 ppm oscillator.
 - Internal load capacitors provide the crystal load capacitance. The internal load capacitors are adjustable which allows the center frequency of the crystal to be tuned.
 - To measure the 32 MHz oscillator frequency, program the CLKOUT (PTB0) signal to provide buffered output clock signal.




Figure 12. FRDM-KW36 32.786 kHz oscillator circuit

- 32.768 kHz Crystal Oscillator (required to support radio deep sleep mode)— 32.768 kHz crystal Y2 is provided (see [Figure 12](#) on page 12).
 - Internal load capacitors provide the entire crystal load capacitance.

3.3 Power management

There are several ways to power and measure current on the FRDM-KW36 board. [Figure 13](#) on page 13 shows the FRDM-KW36 power-management circuit.




Figure 13. FRDM-KW36 power management circuit

The FRDM-KW36 can be powered by the following means:

- Through the micro USB type B connector (J11), which provides 5 V to the P5V_SDA_PSW signal into the 3V3 LDO (U16).
- Through the Freedom development board header J3 pin-8 by supplying voltage on signal P5-9V_VIN, this would supply the FRDM-KW36 through LDO 3V3 (U16).
 - An external LDO can be populated on header J26 to regulate P5-9V_VIN which feedbacks to header J3 pin-5 (P5V_USB). This LDO is not provided.
- From an external battery (Coin-cell – CR2032). Use selector J35 pins 2-3.
- From an external DC supply in the following ways:
 - Connect an adapter that can supply 1.71 to 3.6 VDC to J35 pin 2. If the KW36 DC-DC is configured in buck mode, then, the voltage should be in the range of 2.1 V to 3.6 V.
 - Connect an adapter that can supply 12V to the connector J32, J23 pin 3 or J13 pin 2. This option is to power CAN/LIN functionality in the board. At the same time, it also provides voltage to the regulator U15 which provides 5V signal to P5V that also powers the KW36 through P3V3_LDO (U16). J35 needs to be in 1-2 position.

The jumper/headers J28 and J24 can supply current to various board components and can be used to measure the current (if desired). Green LED marked as LED2 is available as a power indicator.

Power headers (J24, J28 and J35) can supply either the LED, MCU, or peripheral circuits. Measure the current by inserting a current meter in place of a designated jumper. See [Table 4. FRDM-KW36 jumper table](#) on page 24 for details on jumper descriptions.

The FRDM-KW36 can be configured to use any of the DCDC converter operating modes. These modes are Bypass, Buck (Manual-Start) and Buck (Auto-Start). [Figure 14](#) on page 14, [Figure 15](#) on page 14, [Figure 16](#) on page 14, and [Table 1. DCDC configurations](#) on page 15 highlight the jumper settings for each of these modes. The board is configured in Buck (Auto-Start) by default. If different DCDC mode is desired, cut traces (bottom layer of the board) and jumpers (J27, J28, J29, J30, J31 and J38) should be populated to be able to configure the desired DCDC mode.




Figure 14. Jumper settings for Bypass mode




Figure 15. Jumper settings for Buck mode (manual start)




Figure 16. Jumper settings for Buck mode (auto start)

Table 1. DCDC configurations on page 15 describes the DCDC mode jumper configurations.

Table 1. DCDC configurations

DCDC operating mode	PSW_CFG J38	REG_CFG J27	REG_CFG J30
Bypass mode	1-2	ON	ON
Buck mode (manual start)	1-2	OFF	OFF
Buck mode (auto start)	2-3	OFF	OFF

By default, the FRDM-KW36 is configured in Buck mode (auto start). When device is in Buck mode, the VDD pins are supplied by VDD_1P8OUT pin. This pin is configured to 1.8 V by default, if higher voltage domain is desired, the DCDC software driver can be configured to provide different voltages on its outputs. Please, refer to Connectivity Framework Reference Manual which is part of the FRDM-KW36 SDK documentation for details about DCDC software driver. For more details about the DCDC module operation, refer to [AN5025](#).

3.4 Serial flash memory

Component U3 is the AT45DB041E 4-Mbit (512 KB) serial flash memory with SPI interface. It is intended for Over-the-Air Programming (OTAP) or for storing non-volatile system data, or parameters.

Figure 17 on page 15 shows the memory circuit:

- Memory power supply is P1V8_3V3_BRD.
- Discrete pull-up resistors pads for SPI port.
- You can share the SPI with other peripherals using the J1 I/O header.
- The SPI Write Protect and Reset have a discrete pull-up resistor.





Figure 17. AT45DB041E 4-Mbit (512 KB) serial flash memory circuit

3.5 Accelerometer and magnetometer combo sensor

Component U11 is an NXP FXOS8700CQ sensor, a six-axis sensor with integrated linear accelerometer and magnetometer with very low power consumption, and selectable I²C/SPI interface.

Figure 18 on page 16 shows the sensor circuit.

- The sensor is powered by the P1V8_3V3_BRD rail.
- Discrete pull-up resistors for the I²C bus lines are provided.
- Default address is configured as 0x1F:
 - Address can be changed by pull-up/pull-down resistors on SA0 and SA1 lines.
- There is one interrupt signal routed to PTA19 pin of KW36.
- The I²C can be shared with other peripherals through the J4 I/O header.




NOTE

FXOS8700CQ requires above 2.0 V to work. Make sure that DCDC software driver is configured to supply such voltage. DCDC software driver is part of the FRDM-KW36 SDK.

3.6 Thermistor

One thermistor (RT1) is connected to a differential ADC input (ADC0_DP0 & ADC_DM0) of KW36 for ADC module evaluation.



3.7 User application LEDs

The FRDM-KW36 provides a RGB LED and a single Red LED for user applications. [Figure 20](#) on page 18 and [Figure 21](#) on page 18 show the circuitry for the application controlled LEDs.




Figure 20. FRDM-KW36 RGB LED circuit




Figure 21. FRDM-KW36 RGB LED3 circuit

NOTE

When operating in default Buck configuration, the MCU would be operating at 1.8 V, which means that GPIO would be operating at 1.8 V. The LED circuitry allows proper behavior of the LEDs if P_LED is connected to V_MAIN with J24 in 1-2 position. The V_MAIN voltage should be at 3.3 V to work properly.

3.8 Interrupt pushbuttons

Two tactile buttons are populated on the FRDM-KW36 for Human Machine Interaction (HMI). Figure 22 on page 19 shows the circuit for the tactile buttons.





Figure 22. FRDM-KW36 HMI circuit

3.9 CAN/LIN power

As discussed in Power management on page 12, the FRDM-KW36 can be powered through the J32, J23 pin 3 or J13 pin 2. The connector J32 is meant to be used as the power supply for the CAN and LIN interfaces. U15 is used to generate the P5V signal that CAN interface requires as per CAN physical requirements. P12V_BAT is used to supply the LIN transceiver as per LIN voltage domain. Figure 23 on page 20 show sthe CAN/LIN power circuit.

The P5V signal also goes to the regulator U16 to generate P3V3_LDO to supply KW36 if J35 is set to 1-2 configuration.




NOTE

P12V signal can be also supplied through J23 pin 3 or J13 pin 2. Only one power input shall be chosen to supply P12V voltage (J32 or J23 or J13).

3.10 CAN interface

U19 is the NXP TJA1057 high speed CAN transceiver. It provides an interface between a Controller Area Network (CAN) protocol and the physical two-wire CAN bus. The transceiver is designated for high speed CAN applications in the automotive industry, providing the differential transmit and receive capability to a CAN protocol controller. Figure 24 on page 20 shows the CAN Interface circuit.

- The TJA1057 power supply is P5V coming from the U15 (regulator) device.
- J23 provides pins to interface with a CAN bus.
- Pin 3 of J23 can be used to power other FRDM-KW36 boards.
- Pin 3 of J23 can be also used as an input to power the FRDM-KW36.
- CAN Interface is only functional if board is powered through the P12V signal which is supplied through J32, J23 or J13.




NOTE

Components U17 and U20 are level shifters to translate voltage level between KW36 and the NXP TJA1057 transceiver.

3.11 LIN interface

U10 is the NXP TJA1027 LIN 2.2A/SAE J2602 transceiver. It is the interface between the Local Interconnect Network (LIN) master/slave protocol controller and the physical bus in a LIN network. It is primarily intended for in-vehicle sub-networks using baud rates up to 20 kBd and is compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and SAE J2602. Figure 25 on page 21 shows the LIN Interface circuit.

- The TJA1027 power supply is P12V_VBAT coming from P12V.
- J13 provides pins to interface with a LIN network.
- Pin 2 of J13 can be used to power other FRDM-KW36 boards.
- Pin 2 of J13 can be also used as an input to power the FRDM-KW36.
- LIN Interface is only functional if board is powered through the P12V signal which is supplied through J32, J23 or J13.



NOTE

Components U7 and U12 are level shifters to translate voltage level between KW36 and the NXP TJA1027 transceiver.

4 Headers and jumpers

4.1 Arduino compatible I/O headers

Figure 26 on page 22 shows the I/O pinout.




Figure 26. FRDM-KW36 I/O header pinout

Table 2. Arduino compatible header/connector pinout (J1 and J2) on page 23 and Table 3. Arduino compatible header/connector pinout (J3 and J4) on page 23 show the signals that can be multiplexed to each pin.

Table 2. Arduino compatible header/connector pinout (J1 and J2)

HDR pin	1 × 10 Connector (J2) - Description	IC pin
1	PTA16/LLWU_P4/SPI1_SOUT/UART1_RTS_b/TPM0_CH0	4
2	PTC1/DIAG1/RF_EARLY_WARNING/ANT_B/I2C0_SDA/UART0_RTS_b/TPM0_CH2/ SPI1_SCK/BSM_CLK	37
3	PTA19/ADC0_SE5/LLWU_P7/SPI1_PSC0/UART1_CTS_b/TMP2_CH1	7
4	PTC17/LLWU_P1/RF_EXT_OSC_EN/SPI0_SOUT/I2C1_SCL/UART0_RX/ BSM_FRAME/DTM_RX/UART1_RX	46
5	PTC18/LLWU_P2/SPI0_IN/I2C1_SDA/UART0_TX/BSM_DATA/DTM_TX/UART1_TX	47
6	PTC16/LLWU_P0/SPI0_SCK/I2C0_SDA/UART0_RTS_b/TPM0_CH3/UART1_RTS_b	45
7	GND	
8	VREFH/VREF_OUT	27
9	ADC0_SE1/CMP0_IN5/PTB1/RF_PRIORITY/DTM_RX/I2C0_SDA/LPTMR0_ALT1/ TPM0_CH2/CMT_IRO/CAN0_RX	17
10	PTB0/LLWU_P8/RF_RFOSC_EN/RF_DFT_RESET/I2C0_SCL/CMP0_OUT/ TPM0_CH1/CLKOUT/CAN0_TX	16
HDR pin	1 × 8 Connector (J1) - Description	IC pin
1	PTC6/LLWU_14/RF_RFOSC_EN /I2C1_SCL/UART0_RX/TPM2_CH0/BSM_FRAME	42
2	PTC7/LLWU_P15/SPI0_PCS2/I2C1_SDA/UART0_TX/TPM2_CH1/BSM_DATA	43
3	PTC19/LLWU_P3/RF_EARLY_WARNING/SPI0_PCS0/I2C0_SCL/UART0_CTS_b/ BSM_CLK/UART1_CTS_b	48
4	PTC3/DIAG3/LLWU_P11/RX_SWITCH/I2C1_SDA/UART0_TX/TPM0_CH1/DTM_TX/ SPI1_SIN/CAN0_TX	39
5	PTA17/LLWU_P5/RF_DFT_RESET/SPI1_SIN/UART1_RX/CAN0_TX/TPM_CLKIN1	5
6	PTC4/DIAG4/RF_ACTIVE/LLWU_P12/ANT_A/EXTRG_IN/UART0_CTS_b/ TPM1_CH0/BSM_DATA/SPI1_PCS0/CAN0_RX	40
7	PTA18/LLWU_P6/SPI1_SCK/ UART1_TX/CAN0_RX/TPM2_CH0	6
8	PTC5/LLWU_P13/RF_RF_OFF/ LPTMR0_ALT2/UART0_RTS_b/TPM1_CH1/ BSM_CLK	41

Table 3. Arduino compatible header/connector pinout (J3 and J4)

HDR pin	1 × 8 Connector (J3) - Description	IC pin
1	NC	—
2	IOREF(1V8_3V3)	—
3	PTA2/TPM0_CH3/RESET_b	3
4	1V8_3V3	—

Table continues on the next page...

Table 3. Arduino compatible header/connector pinout (J3 and J4) (continued)

HDR pin	1 × 8 Connector (J3) - Description	IC pin
5	5V	—
6	GND	—
7	GND	—
8	5-9V IN	—
HDR pin	1 × 6 Connector (J4) - Description	IC pin
1	ADC0_DP0/CMP0_IN0	24
2	NMI_b/ADC0_SE4/CMP0_IN2/PTB18/UART1_CTS_b/I2C1_SCL/TPM_CLKIN0/TPM0_CH0	23
3	ADC0_SE3/CMP0_IN3/PTB2/RF_RF_OFF/ DTM_TX/TPM1_CH0	18
4	ADC0_SE2/CMP0_IN4/PTB3/UART1_RTS_b/CLKOUT/TPM1_CH1/RTC_CLKOUT	19
5	ADC0_SE1/CMP0_IN5/PTB1/RF_PRIORITY/DTM_RX/I2C0_SDA/LPTMR0_ALT1/TPM0_CH2/CMT_IRO/CAN0_RX	17
6A	ADC0_DM0/CMP0_IN1	25
6B	PTB0/LLWU_P8/RF_RFOSC_EN/RF_DFT_RESET/I2C0_SCL/CMP0_OUT/TPM0_CH1/CLKOUT/CAN0_TX	16

NOTE

If the I²C functionality is desired in J4 (pin 5 and pin 6). 6B needs to be routed to this pin, thus, resistor R97 should be removed and R100 shall be populated.

4.2 Jumper table

Table 4. [FRDM-KW36 jumper table](#) on page 24 describes the jumper settings on the FRDM-KW36.

Table 4. FRDM-KW36 jumper table

Jumper	Option	Setting	Description
J5¹	RST Button Bypass	1-2	Reset button connected to OpenSDA
		2-3	Reset button connected to Target MCU
J6	SDA_RST_TGTMCU	1-2*²	Isolate OpenSDA MCU from target MCU reset signal
J15	SWD_CLK_TGTMCU	1-2*	Isolate SWD_CLK from SWD header
J16	SWD_DIO	1-2*	OpenSDA SWD_DIO isolation jumper
J17	SWD_CLK	1-2*	OpenSDA SWD_CLK isolation jumper
J24	LED_PWR_CFG	1-2*	V_MAIN as a power supply for P_LED (LEDs on board).
		2-3	P_LED is supplied by VDD_BRD.

Table continues on the next page...

Table 4. FRDM-KW36 jumper table (continued)

Jumper	Option	Setting	Description
J27	VDCDC_IN/VDD_MCU	1-2	Isolate VDCDC_IN from VDD_1P8OUT pin and VDD_0/VDD_1.
J28	VDD_BRD/P1V8_3V3_BRD	1-2	Isolate board supply from board peripherals.
J29	VDD_MCU	1-2	Isolate VDD_MCU. It is also to measure VDD_0 and VDD_1 power consumption.
J30	VDCDC_IN/VDD_RFx	1-2	Isolate VDCDC_IN from VDD_RF1/RF2/RF3.
J31	VDD_RF	1-2	Isolate VDD_RF from VDD_1P45OUT_PMCIN.
J35	V_MAIN selection	1-2	P3V3_LDO as a power supply for V_MAIN. It can be also used to measure power consumption.
		2-3	V_BATT as a power supply for V_MAIN. It can be also used to measure power consumption.
J7/J9	SPI IN/OU	J7-1 J7-2/J9-1 J9-2*	SOUT to J2-4/SIN to J2-5
		J7-1 J9-2/J7-2 J9-1	SOUT to J2-5/SIN to J2-4
J8/J10	UART RX/TX	J8-1 J8-2/J10-1 J10-2*	RX to J1-1/TX to J1-2
		J8-1 J10-2/J8-2 J10-1	RX to J1-2/TX to J1-1
<p>1. Bold text indicates default selection.</p> <p>2. * denote jumper selection is shorted on board by default.</p>			

5 References

The following references are available on www.nxp.com/FRDM-KW36:

- FRDM-KW36 Design Package

6 Revision history

Table 5. Revision history

Revision number	Date	Substantive changes
0	11/2017	Initial release
1	09/2018	<ul style="list-style-type: none"> • Figure 2 on page 3, Figure 3 on page 4, and Figure 26 on page 22 were updated to include FRDM-KW36 picture. • Figure 13 on page 13 was updated to remove power supply limits. Device supports 3.6 V instead of 4.2 V. • Power management on page 12 provided more details about DCDC module. References to AN5025 and Connectivity Framework Reference Manual were added. • Accelerometer and magnetometer combo sensor on page 15 mentions that DCDC software driver needs to be modified to have the sensor working.
2	04/2019	Add a new section, DCDC inductor (buck mode).
3	06/2019	<ul style="list-style-type: none"> • Update RF circuit on page 6 and Power management on page 12. • Delete the DCDC inductor (buck mode) section. For details about DCDC inductor, please refer to AN5025.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2017-2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: June 2019

Document identifier: FRDMKW36UG

