

ES_LPC82x

Errata sheet LPC82x

Rev. 1.3 — 3 April 2018

Errata sheet

Document information

| Info | Content |
|-----------------|---|
| Keywords | LPC824M201JHI33; LPC822M101JHI33; LPC824M201JDH20; LPC822M101JDH20; LPC82x errata |
| Abstract | <p>This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document.</p> <p>Each deviation is assigned a number and its history is tracked in a table.</p> |



Revision history

| Rev | Date | Description |
|-----|----------|--|
| 1.3 | 20180403 | Added VDD.1 |
| 1.2 | 20180301 | Added CMP.1 |
| 1.1 | 20151118 | Added text to the work-around of DPD.2 for clarity in Section 3.1 : Deep power-down mode operates correctly for the entire temperature range (-40 °C to 105 °C) if the VDD supply is between 1.8 V and 3.35 V. |
| 1 | 20140918 | Initial version |

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Product identification

The LPC82x devices typically have the following top-side marking:

The LPC82x devices typically have the following top-side marking for HVQFN33 packages:

```
82xJ
xxxx xxxx
yywwxR
```

The last two letters in the last line (field 'xR') identify the boot code version and device revision.

Table 1. Device revision table

| Revision identifier (xR) | Revision description |
|--------------------------|-------------------------|
| '1A' | Initial device revision |

Field 'yy' states the year the device was manufactured. Field 'ww' states the week the device was manufactured during that year.

2. Errata overview

Table 2. Functional problems table

| Functional problems | Short description | Revision identifier | Detailed description |
|---------------------|---|---------------------|-----------------------------|
| DPD.2 | Deep power-down mode is not functional outside certain voltage and temperature ranges. | '1A' | Section 3.1 |
| SYSOSC.2 | When using an external crystal oscillator, the V _{DD} supply voltage must be 1.9 V or above. | '1A' | Section 3.2 |
| UART.1 | The UART controller sets the Idle status bits for receive and transmit before the transmission of the stop bit is complete. | '1A' | Section 3.3 |
| CMP.1 | PIO0_21 cannot be used as GPIO output port when enabling ACMP_I4 function on PIO0_23 pin port pin. | '1A' | Section 3.4 |
| VDD.1 | The minimum wait time of the power supply ramp must be minimum 2 ms. | '1A' | Section 3.5 |

Table 3. AC/DC deviations table

| AC/DC deviations | Short description | Detailed description |
|------------------|-------------------|----------------------|
| n/a | n/a | n/a |

Table 4. Errata notes

| Note | Short description | Detailed description |
|------|-------------------|----------------------|
| n/a | n/a | n/a |

3. Functional problems detail

3.1 DPD.2

Introduction:

The LPC82x has a supply voltage (V_{DD}) from 1.8 V to 3.6 V and can operate from $-40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$. The LPC82x supports four reduced power modes (sleep, deep-sleep, power-down, and deep power-down mode). Deep power-down mode allows for maximal power savings where the entire system is shut down except for the general purpose registers in the PMU and the self wake-up timer. Only the general purpose registers in the PMU maintain their internal states in deep power-down mode.

Problem:

At temperatures $\leq 25\text{ }^{\circ}\text{C}$, the deep power-down mode is not functional if the V_{DD} supply voltage is $> 3.4\text{ V}$. At temperatures $> 25\text{ }^{\circ}\text{C}$, the deep power-down mode is not functional if the V_{DD} supply voltage is $> 3.35\text{ V}$.

Work-around:

Deep power-down mode operates correctly for the entire temperature range ($-40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$) if the VDD supply is between 1.8 V and 3.35 V. For temperatures $\leq 25\text{ }^{\circ}\text{C}$, ensure that the supply voltage is not $> 3.4\text{ V}$ ($V_{DD} = 1.8\text{ V}$ to 3.4 V) when using deep power-down mode. For temperatures $> 25\text{ }^{\circ}\text{C}$, ensure that the supply voltage is not $> 3.35\text{ V}$ ($V_{DD} = 1.8\text{ V}$ to 3.35 V) when using deep power-down mode.

3.2 SYSOSC.1

Introduction:

On the LPC82xM, the V_{DD} supply voltage range is from 1.8 V to 3.6 V. The LPC82xM has various clock sources such as the internal oscillator (IRC), system oscillator, CLKIN, and watchdog oscillator.

An external crystal oscillator can be connected between the XTALIN and XTALOUT pins to use the system oscillator as a clock source. The system oscillator can also be bypassed by setting the BYPASS bit in the SYSOSCCTRL register, and an external clock source can be fed directly to the XTALIN pin.

Problem:

An external crystal oscillator connected to the system oscillator does not function when the V_{DD} power supply is below 1.9 V.

Work-around:

The V_{DD} supply voltage must be 1.9 V or above when connecting an external crystal oscillator to the system oscillator. If the V_{DD} supply voltage is below 1.9 V, an external clock source can be fed to the XTALIN by bypassing the system oscillator or the other clock sources mentioned above can be used.

3.3 UART.1

Introduction:

In receive mode, the UART controller provides a status bit (the RXIDLE bit in the UART STAT register) to check whether the receiver is currently receiving data. If RXIDLE is set, the receiver indicates it is idle and does not receive data.

In transmit mode, the UART controller provides two status bits (TXIDLE and TXDISSTAT bits in the UART STAT register) to indicate whether the transmitter is currently transmitting data. The TXIDLE bit is set by the controller after the last stop bit has been transmitted. The TXDISSTAT bit is set by the controller after the transmitter has sent the last stop bit and has become fully idle following a transmit disable executed by setting the TXDIS bit in the UART CTRL register.

The status bits can be used to implement software flow control, but their setting does not affect normal UART operation.

Problem:

The RXIDLE bit is incorrectly set for a fraction of the clock cycle between the reception of the last data bit and the reception of the start bit of the next word, that is while the stop bit is received. RXIDLE is cleared at the beginning of the start bit.




Fig 1. Incorrect setting of RXIDLE during UART receive

Both, TXIDLE and TXDISSTAT are set incorrectly between the last data bit and the stop bit while the transfer is still ongoing.




Fig 2. Incorrect setting of TXIDLE and TXDISSTAT during UART transmit

Work-around:

When writing code that checks for the setting of any of the status bits RXIDLE, TXIDLE, TXDISSTAT, check the value of the status bit in the STAT register:

- If status bit = 1, add a delay of one UART bit time (if STOPLEN = 0, one stop bit) or two bit times (if STOPLEN = 1, two stop bits) and check the value of the status bit again:
 - If status bit = 1, the receiver is idle.
 - If status bit = 0, the receiver is receiving data.
- If the status bit = 0, the receiver is receiving data.

3.4 CMP.1

Introduction:

On the LPC82x, the analog comparator has four input pins (ACMP_I[4:1]). These are fixed-pin functions and are associated with one bit in the PINENABLE0 register that selects or deselects the comparator input function.

Problem:

When the ACMP_I4 function is enabled on port pin PIO0_23 pin, port pin PIO0_21 cannot be used as GPIO output port. Also, to use the ACMP_I4 function, the port pin PIO0_23 must not be configured as GPIO output.

Work-around:

No work-around.

3.5 VDD.1

Introduction:

On the LPC82x, the V_{DD} supply voltage range is from 1.8 V to 3.6 V. The LPC82x datasheet specifies a power-up ramp condition for the user application. Before ramping up, the minimum wait time (t_{wait}) of the power supply on the V_{DD} pin (200 mV or below) is 12 μ s.

Problem:

The device might not always start-up if the minimum wait time (t_{wait}) is 12 μ s. The required minimum time (t_{wait}) specification is 2 ms.

Work-around:

None.

4. AC/DC deviations detail

n/a

5. Errata notes

n/a

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

7. Contents

| | | |
|----------|---|-----------|
| 1 | Product identification | 3 |
| 2 | Errata overview | 3 |
| 3 | Functional problems detail | 4 |
| 3.1 | DPD.2 | 4 |
| 3.2 | SYSOSC.1 | 5 |
| 3.3 | UART.1 | 5 |
| 3.4 | CMP.1 | 7 |
| 3.5 | VDD.1 | 7 |
| 4 | AC/DC deviations detail | 8 |
| 5 | Errata notes | 8 |
| 6 | Legal information | 9 |
| 6.1 | Definitions | 9 |
| 6.2 | Disclaimers | 9 |
| 6.3 | Trademarks | 9 |
| 7 | Contents | 10 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 April 2018

Document identifier: ES_LPC82X