MOSFET - Power, N-Channel, SUPERFET® III, FRFET®

650 V, 65 A, 40 m Ω

Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power system for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional component and improve system reliability.

Features

- $700 \text{ V} @ \text{T}_{\text{I}} = 150^{\circ}\text{C}$
- Typ. $R_{DS(on)} = 33.8 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_g = 153 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 1333 pF)
- 100% Avalanche Tested
- AEC-Q101 Qualified and PPAP Capable

Applications


- Automotive On Board Charger HEV-EV
- Automotive DC/DC converter for HEV-EV



ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
650 V	40 mΩ @ 10 V	65 A




POWER MOSFET



TO-247 LONG LEADS CASE 340CX

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

NVHL040N65S3F = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$, Unless otherwise noted)

Symbol	Parameter	NVHL040N65S3F	Unit	
V _{DSS}	Drain to Source Voltage		650	V
V _{GSS}	Gate to Source Voltage – DC		±30	V
		- AC (f > 1 Hz)	±30	
I _D	Drain Current	– Continuous (T _C = 25°C)	65	Α
		- Continuous (T _C = 100°C)	45	
I _{DM}	Drain Current	Drain Current - Pulsed (Note 1)		Α
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	1009	mJ	
E _{AR}	Repetitive Avalanche Energy (Note 1)		4.46	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		50	
P_{D}	Power Dissipation (T _C = 25°C)		446	W
		- Derate Above 25°C	3.57	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T_L	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Repetitive rating: pulse–width limited by maximum junction temperature.

2. $I_{AS} = 9 \text{ A}$, $R_G = 25 \Omega$, starting $T_J = 25^{\circ}C$.

3. $I_{SD} \le 32.5 \text{ A}$, $di/dt \le 200 \text{ A/µs}$, $V_{DD} \le 400 \text{ V}$, starting $T_J = 25^{\circ}C$.

THERMAL CHARACTERISTICS

Symbol	Parameter	NVHL040N65S3F	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	0.28	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	40	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
NVHL040N65S3F	NVHL040N65S3F	TO-247	Tube	N/A	N/A	30 Units

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACT	ERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA, } T_J = 25^{\circ}\text{C}$	650	_	_	V
		V _{GS} = 0 V, I _D = 10 mA, T _J = 150°C	700	-	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 10 mA, Referenced to 25°C	=	0.64	_	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	-	-	10	μΑ
		V _{DS} = 520 V, T _C = 125°C	-	103	-	
I _{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHARACTE	RISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 2.1$ mA	3.0	-	5.0	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 32.5 A	-	33.8	40	mΩ
9 _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 32.5 A	-	40	_	S
DYNAMIC CHA	RACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	5875	_	pF
C _{oss}	Output Capacitance		-	140	_	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	1333	_	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	241	-	pF
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 400 V, I _D = 32.5 A, V _{GS} = 10 V	-	153	-	nC
Q_{gs}	Gate to Source Gate Charge	(Note 4)	-	51	-	nC
$Q_{\sf gd}$	Gate to Drain "Miller" Charge		-	61	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	1.9	_	Ω
SWITCHING CH	IARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 32.5 \text{ A}, V_{GS} = 10 \text{ V}$	-	41	-	ns
t _r	Turn-On Rise Time	$R_g = 2.2 \Omega$ (Note 4)	-	53	-	ns
t _{d(off)}	Turn-Off Delay Time		-	96	-	ns
t _f	Turn-Off Fall Time		-	28	_	ns
SOURCE-DRAI	N DIODE CHARACTERISTICS					
Is	Maximum Continuous Source to Drain Diode Forward Current		_	-	65	Α
I _{SM}	Maximum Pulsed Source to Drain Diode	Forward Current	_	-	162.5	Α
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 32.5 A	-	-	1.3	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 32.5 A,	-	159	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/μs		840	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Region Characteristics




Figure 3. Transfer Characteristics




Figure 4. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Capacitance Characteristics

TYPICAL CHARACTERISTICS




Figure 12. EOSS vs. Drain-to-Source Voltage

Temperature

TYPICAL CHARACTERISTICS




Figure 13. Normalized Power Dissipation vs.

Case Temperature




Figure 14. Peak Current Capability




Figure 15. Unclamped Inductive Switching Capability

TYPICAL CHARACTERISTICS




Figure 16. R_{DS(ON)} vs. Gate Voltage

Figure 17. Normalized Gate Threshold Voltage vs. Temperature




Figure 18. Transient Thermal Response Curve




Figure 19. Gate Charge Test Circuit & Waveform




Figure 20. Resistive Switching Test Circuit & Waveforms




Figure 21. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 22. Peak Diode Recovery dv/dt Test Circuit & Waveforms

SUPERFET and FRFET are a registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

DATE 06 JUL 2020





NOTES: UNLESS OTHERWISE SPECIFIED.

- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
- D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

Ø _P —			- Ø _{P1} D2
E1 -	2	-	D1
			ı

DIM	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	4.58	4.70	4.82	
A1	2.20	2.40	2.60	
A2	1.40	1.50	1.60	
D	20.32	20.57	20.82	
Е	15.37	15.62	15.87	
E2	4.96	5.08	5.20	
е	~	5.56	~	
L	19.75	20.00	20.25	
L1	3.69	3.81	3.93	
ØΡ	3.51	3.58	3.65	
Q	5.34	5.46	5.58	
S	5.34	5.46	5.58	
b	1.17	1.26	1.35	
b2	1.53	1.65	1.77	
b4	2.42	2.54	2.66	
С	0.51	0.61	0.71	
D1	13.08	~	~	
D2	0.51	0.93	1.35	
E1	12.81	~	~	
ØP1	6.60	6.80	7.00	

DOCUMENT NUMBER:	98AON93302G	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-247-3LD		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales