QN902x

User Manual of QN902x

Rev. 1.3 — 05 November 2018 User Manual

Document information

Revision history

Contact information

For more information, please visit: http://www.nxp.com

UM10996 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved.

1. Introduction

This document is a user manual for the QN902x SoC. It describes in detail the principle and register information of the main components of the QN902x. The audience of this document are technical and experienced engineers in design and development area based on SoC.

2. MCU Subsystem

The MCU system includes:

- 32-bit ARM Cortex-M0 MCU
- **•** AHB-Lite bus system
- 64kB system memory
- Clock, reset and power management units
- Two-wire debug interface (SWD)
- 24-bit system tick timer

Block diagram is shown as below figure.

Figure 1 QN902x MCU subsystem block diagram

2.1 MCU

The CPU core is a 32-bit ARM Cortex-M0 core, which offers significant benefits to application development including:

- Simple and easy-to-use programmer's model
- Highly efficient ultra-low power operation
- Excellent code density

 Deterministic, high-performance interrupt handling of 32 external interrupt inputs

The processor has been extensively optimized for low power, and delivers exceptional power efficiency through its efficient instruction set, providing high-end processing hardware including a single-cycle multiplier. The exceptional low power, small gate count and code footprint of the processor makes it ideal for ultra-low power MCU and mixed signal applications, delivering 32-bit performance and efficiency.

2.1.1 Nested Vectored Interrupt Controller (NVIC)

NVIC of QN902x supports 32 external interrupt inputs, each with four levels of priority. It also supports both, level-sensitive and edge-sensitive interrupt lines.

External interrupt signals are connected to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0 processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts.

The Wake-up Interrupt Controller (WIC) supports ultra-low power sleep mode. This enables the processor and NVIC to be put into a very low-power sleep mode leaving the WIC to identify and prioritize the interrupts. The processor fully implements the Wait-For-Interrupt (WFI), Wait For Event (WFE) and the send Event (SEV) instructions. In addition, the processor also supports the use of SLEEPONEXIT, which causes the processor core to enter sleep mode when it returns from an exception handler in Thread mode.

Table 1 Interrupt Sources

2.1.2 Serial Wire Debug (SWD) interface

The QN902X supports Serial Wire Debug Port (SW-DP) interface. The debug pins (SWCLK, SWDIO) share the pins with normal function pins, with debug being the default state.

In addition, it supports 4 hardware breakpoints and 2 watchpoints. The basic debug functionality includes processor halt, single-step, processor core register access, Reset and HardFault Vector Catch, unlimited software breakpoints, and full system memory and register access.

For security purpose, the debug interface cannot read locked instruction memory content. It can only read the unlocked instruction space. The security is controlled by the user.

2.1.3 System Timer (SYSTICK)

SYSTICK provides a simple, 24-bit clear-on-wire, decrementing, wrap-on-zero counter with a flexible control mechanism, which is intended to generate a dedicated SYSTICK exception at a fixed time interval.

2.2 System Bus

The QN902X contains an AHB-Lite bus system to allow bus masters to access the memory mapped address space. A multilayer AHB bus matrix connects the 2 master bus interfaces to the AHB slaves. The bus matrix allows several AHB slaves to be accessed simultaneously. The 2 AHB bus master are: MCU and DMA.

An AHB-to-APB bridge is connected to the AHB bus matrix, to access the low speed peripherals. The APB can run on lower clock than AHB for low power consumption.

2.3 Memory Organization

The memory architecture is a ROM + Flash + RAM architecture, with the ROM storing the BLE stack, the Flash being used for application program and data storage. During the boot, the program is loaded from the Flash to the RAM. This allows execution with system clock up to 32MHz and reduction of the active current consumption compared to the execution from the Flash.

The QN902x supports 96 kB of ROM and 128 kB of flash (QN9020/1). The ROM space is not accessible to users. The system RAM memory is 64kB in size for application program and data, which consists of 8 blocks, addresses for them are allocated as below.

- Memory 0: 10000000 ~ 10001fff
- Memory 1: 10002000 ~ 10003fff
- Memory 2: $10004000 \approx 10005$ fff
- Memory 3: 10006000 ~ 10007fff
- Memory $4:10008000 \approx 10009$ fff
- Memory 5 : 1000a000 ~ 1000bfff
- Memory 6 : $1000c000 \approx 1000$ dfff
- Memory 7: 1000e000 ~ 1000ffff

The system memory (ROM + SRAM + Flash), all registers and external devices are allocated in the same memory map within 4GB, ranging from 0x00000000 to 0xFFFFFFFF, which is shown in the following **[Figure 2](#page-5-0)**. The system memory security is ensured with a user controllable protection scheme, preventing un-authorized read out.

Figure 2 QN902X System Address Space

2.4 Reset Management Unit (RMU)

The RMU ensures correct reset operation. A correct reset sequence is needed to ensure the safe startup. The RMU provides proper reset and startup, even in the case of error situations such as power supply glitches or software crash.

Reset sources:

- Power-on Reset (POR)
- Brown-out Detection (BOD)
- RESET pin
- Watchdog timeout reset

The Power-on Reset and Brown-out detectors provide power line monitoring with exceptional low power consumption. The cause of the reset may be read by the software from the registers.

The RST_CAUSE_SRC register indicates the reason for the last reset. The register should be cleared after read at the startup. Otherwise the register may indicate multiple reset causes at next startup. Note that it is possible to have multiple reset causes. For example, an external reset and a watchdog reset may happen simultaneously. For more information, please see RST_CAUSE_SRC (RCS) register description.

2.5 Register Description

2.5.1 Register Map

The MCU subsystem register base address is 0x40000000.

Table 2 Register Map

2.5.2 Register Description

Table 3 CRSS (CLK_RST_SOFT_SET)

Table 4 CRSC (CLK_RST_SOFT_CLR)

Table 5 CMDCR (CLK_MUX_DIV_CTRL)

Table 6 STCR (SYS_TICK_CTRL)

User Manual of QN902x

Table 7 PMCR0 (PIN_MUX_CTRL0)

Table 8 PMCR1 (PIN_MUX_CTRL1)

Table 9 PMCR2 (PIN_MUX_CTRL2)

Table 10 PDCR (PAD_DRV_CTRL)

Table 11 PPCR0 (PAD_PULL_CTRL0)

Table 12 PPCR1 (PAD_PULL_CTRL1)

Table 13 RCS (RST_CAUSE_SRC)

Table 14 IOWCR (IO_WAKEUP_CTRL)

Table 15 BLESR (BLE_STATUS)

Table 16 SMR (SYS_MODE_REG)

Table 17 CHIP_ID

Table 18 PGCR0 (POWER_GATING_CTRL0)

Table 19 PGCR1 (POWER_GATING_CTRL1)

User Manual of QN902x

Table 20 PGCR2 (POWER_GATING_CTRL2)

Description of Word

Table 21 GCR (GAIN_CTRL)

Table 22 IVREF_X32

Table 23 XTAL_BUCK

Table 24 LO1

Table 25 ADCCR

$$
ADC_CLK = ADC_CUK = ADC_CUK / (2<
$$

ANALOG_CTRL

Description of Word

ADDITION_CTRL

Description of Word

3. Power Supply and Power Management Unit (PMU)

Targeting low power BLE application, QN902x supports multiple power modes and power supply modes to ensure good power performance in each power mode.

3.1 Features

The main features of the Power Supply and PMU are as below:

- **Ultra low power supply voltage;**
- **Ultra low power consumption;**
- **•** Two power supply modes supported;
- **•** Five power modes supported;
- Multiple wakeup sources from Deep Sleep;

3.2 Power Supply

QN902x embeds an LDO and a DC-DC converter in order to meet power requirements for different applications. In those applications where the power consumption is a critical system requirement, the DC-DC converter is implemented. In systems where the RX sensitivity is of primary concern, the DC-DC can be bypassed and the LDO mode is implement.

The figures below illustrate the detailed information of two Power Supply Modes of the QN902x.

Figure 3 DC-DC Mode

Figure 4 LDO mode

3.3 Power Management Unit (PMU)

Power Management Unit (PMU) handles the different low energy modes in the QN902X. In most applications, the need for performance and peripheral functions varies over time. By efficiently scaling the available resources in real-time to match the demands of the application, the energy consumption can be kept at a minimum level. In the power-down mode, the PMU is responsible for detecting the wake-up trigger signals, switching on different power domains and re-startup of the MCU. The QN902x supports five power modes as defined below:

Table 26 Power Mode

Transition between different modes controlled by the power mode state machine, refer to the figure below for details.

Figure 5 Power Mode State Machine

Before executing WFI or WFE instruction to enter the sleep or the deep sleep state, the DEEPSLEEP bit on the Cortex-M0 system control register should be set to 1, the PMUENABLE bit of PGCR2 should also be set to 1, and the system clock should be switched to internal 20MHz.

The MCU's wakeup interrupt sources from the DEEP SLEEP state are:

- External GPIO interrupt (GPIO0~x)
- Analog comparator (ACMP1 and ACMP2) output interrupt

In the SLEEP state, the sleep timer timeout interrupt can also wake up the MCU.

Power gating control related registers are PGCR0, PGCR1, PGCR2, which are described in sectio[n 2.5.1.](#page-6-0)

4. Analog-to-Digital Converter (ADC)

The Analog-to-Digital Converter is a 10-bit successive approximation (SAR) ADC, with maximum sampling rate of 50 ksps and up to 4 external input channels.

4.1 Features

The main features of ADC are as follows:

- Configurable clock up to 1 MHz, with maximum sampling rate of 50 ksps.
- \bullet Supports 8/10 bits resolution.
- 4 external input channels, single-ended or differential configurable.
- Reference voltage selectable as internal or external single-ended.
- ADC conversion can be triggered by 5 sources.
- Supports single and continuous conversion mode.
- Supports single and continuous scan mode.
- Supports hardware decimation to improve the effective resolution.
- Supports window compare with interrupt.
- Supports output FIFO and DMA.

4.2 Function Description

Figure 6 shows the block diagram of the ADC

This ADC is a differential SAR ADC. The input stage includes an input multiplexer, an input buffer and a Programmable Gain Amplifier (PGA). The signal is fed into the ADC core. The ADC reference voltage can be chosen between the internal regulated 1.0 V, the VCC and the external reference at AIN3/P0_7. The ADC source clock can be a 16 MHz or a 32 kHz clock, which is then divided according to the signal acquisition requirement before being applied to the ADC.

The output stage includes the output FIFO and the decimation block improving the effective resolution. The ADC interrupt is generated by "ADC result ready", "window compare", or output FIFO overflow exception. All have to be individually enabled.

4.2.1 ADC Input Stage

a) Input multiplexer

The ADC integrates an input multiplexer (mux) with up to 12 channels, including 4 external input channels (AIN0~3) and 2 internal channels for battery monitoring. The analog inputs AIN0~3 are shared with the GPIOs in the following way: The ADC core is a differential ADC. For single-ended usage, the analog input is connected to the positive end, while the negative end is connected to the ground or to a commonmode voltage called VCM, which is selected by a second multiplexer, right after the input multiplexer.

The selection of GND/VCM will have impact on the accuracy. To achieve high absolute accuracy (much less than +-15mv), users need do the calibration by themselves.

The ADC input channel is selected through the register SCAN_CH_START[3:0] and SCAN_CH_END[3:0]. In non-scan mode, SCAN_CH_START is the current channel to convert, whereas in the scan mode, the ADC conversion will sweep the channel from SCAN_CH_START to SCAN_CH_END.

The battery monitor monitors the level of the battery by converting VCC/4 to digital. If in the application system the supply of the chip is regulated to a constant voltage, the VCC/4 is constant as well and can't be used for that purpose. In this case, users have to resort to an input channel to monitor the battery. An external resistor voltage divider circuit is needed to divide the supply voltage to fit into the dynamic range of the ADC.

b) Input buffer and PGA

The input stage integrates optional (can be bypassed) input buffer and a Program Gain Amplifier (PGA). The input buffer is used to increase the driving capability for the sensors with the poor driving strength. The value of the PGA gain can be chosen from -6dB, 0dB, 6dB and 12dB by changing the register BUF_GAIN[1:0].
4.2.2 ADC Reference Voltage

The ADC reference voltage can be selected between internal regulated 1.0V, and external reference voltage at AIN3/P0_7 using VREF_SEL[1:0] register. While high

To achieve high absolute accuracy (much less then +-15mv), extra calibration is needed by the customer. About the way to calibrate ADC, please refers to document ADC application note.doc

4.2.3 ADC Clock Generation

The ADC clock is configurable through register 0x4000 00B4. The source clock can be set either to 16MHz or 32KHz clock using ADC_CLK_SEL (@0x4000_00B4[5]). Then it is fed into a clock divider whose ratio can be set by ADC_DIV[3:0] (@0x4000_00B4[3:0]).

The ADC clock speed is equal to (16M or 32k) / (2<<ADC_DIV), depending on which source clock is used. The clock divider can be bypassed by setting ADC_DIV_BYPASS (@0x4000_00B4[4]).

Note: The maximum ADC clock speed is 1MHz, which means that when the source clock is 16MHz, the minimum ADC_DIV is 0011b.

The ADC resolution can be set to 10 or 8 bits using register RES_SEL[1:0].

In the continuous mode, the sample rate is as below:

4.2.4 ADC Trigger

The conversion can be initiated by the 5 trigger sources selected through register START_SEL[2:0].

- SFT_START: software start
- Timer 0 overflow
- Timer 1 overflow
- GPIO rising edge
- **Calibration**

4.2.5 Conversion Modes

a) Single mode and continuous mode

The single mode is enabled by setting SINGLE_EN to 1. In this case ADC will perform only one conversion and then stop. When SINGLE_EN=0, the ADC works in the continuous mode, and will perform successive conversion after triggered one time, and will not stop until ADC_ EN is cleared. In both modes, the ADC should be enabled before first conversion by setting ADC_EN to 1.

The channel for conversion is selected by SCAN_CH_START[3:0].

b) Scan mode

The scan mode sweeps from one channel to the other and is enabled by setting SCAN_EN to 1. The start channel is controlled by SCAN_CH_START[3:0], and the end channel by SCAN_CH_END[3:0].

The scan function is available in both single and continuous mode, but please pay attention that in Scan mode, configuration for all scanned channels should be same

One limitation is that the channel index is not put into the ADC result register. When reading the ADC result, it can be difficult for the users to know which channel they are currently reading. If this information is needed users may use software to scan with the ADC working in the non-scan mode.

4.2.6 ADC Output

The ADC result is stored in the output FIFO and can be read out through the register ADC_DATA. The result is represented in 2s-complement with 16-bit width. Once the result is available, a data ready interrupt signal DAT_RDY_IF is generated. If the result in FIFO is not read out in time and overflow occurs, a FIFO overflow interrupt signal is generated.

As already stated, the ADC is a differential ADC. The positive maximum value of 2047 is reached when (Vin+ - Vin-) is equal to VREF, and the minimum value of -2048 is reached when (Vin+ - Vin-) is equal to –VREF, when it works in 10-bit mode.

a) Decimation mode

In order to increase the effective resolution of the ADC, a decimation filter based on over-sampling and averaging principle is used. The decimation rate and number of additional bits can be set using DECI_DIV[1:0] and are summarized in the table below.

Note:

While Scan mode is enabled, decimation should be disabled as buffer is run out by input channels.

b) Window compare

The ADC supports a window compare function. When the ADC result is higher than WCMP_TH_HI or lower than WCMP_TH_LO, an interrupt will be generated, for the system to monitor the signal.

4.2.7 ADC Power Control

To limit current consumption, the ADC power supply can be controlled independently by setting PD_SAR_ADC (@0x4000_0094[11]) to 0.

For low sampling rate applications, users need to power down the ADC intentionally after one conversion is complete, and power up the ADC again before a new conversion.

To be more efficient than the software control, a low power mode is added to power down the ADC after one complete conversion and then power up before next conversion. This can be enabled by setting POW_DN_CTRL to 1. The wait time from power up to ADC ready can be programmed by POW_UP_DLY[5:0] in cycles of the ADC clock. To use this feature the PD_SAR_ADC should be always set to 0.

4.3 Register Description

4.3.1 Register Map

The ADC register base address is 0x5001_0000.

Table 27 Register Map

4.3.2 Register Description

Table 28 ADC0

Table 29 ADC1

Table 30 ADC2

Table 31 SR

Table 32 DATA

4.4 Software Document and Example Code

Refer to "QN902X API Programming Guide v1.0.pdf" and ADC example source code in the SDK.

5. Comparator

There are two Analog Comparators integrated in QN902x, which supports many features and are easily configured to use.

5.1 Features

The main features of Analog Comparator are as follows:

- Input pins multiplexed with I/O pins
● Input pins enabled/disabled indeper
- Input pins enabled/disabled independently
- Selectable inputs on negative input pin
- Selectable internal reference voltage level
- **•** Support hysteresis control function
- **•** Support configurable interrupt polarity
- Output routed to multiple peripherals: Timer, INT Controller, Wakeup Source

5.2 Function Description

A block diagram of the comparator module is illustrated in figure below.

5.3 Comparator Operation

5.3.1 Comparator Inputs

Depending on the comparator operating mode, the input to the comparator negative pin may be from the input pin or an internal configurable voltage references. The input to the comparator positive pin is fixed to be from the input pin.

The input pins to the comparator are multiplexed with I/O pins, must be enabled as analog input by control bit AINx_EN before using it as comparator input.

5.3.2 Comparator Outputs

The output of comparator are routed to three peripherals: Timer, Interrupt Controller, Wakeup Source Controller.

When timer working in Capture mode, the comparator output can be used to trigger the Timer capture operation. The ICSS bit of Timer TCR register is used to enable the input to Timer. Once enabled, the output of Comparator 0 is connected with Timer0 and Timer 2, while output of Comparator 1 is connected with Timer 1 and Timer 3.

5.3.3 Comparator Configuration

The comparator module provides a flexible configuration to allow the module to be tailored to the needs of an application. The QN902x Comparator module has individual control over the enable, output polarity, hysteresis and negative input selection. The negative input can be selected in a variety of voltage level when configured as using internal reference.

5.4 Register Description

The Analog Comparator Control register base address is 0x400000b8.

5.4.1 Register Description

ANALOG_CTRL

Description of Word

6. Clock Management Unit (CMU)

The Clock Management unit (CMU) is responsible for controlling oscillators and clocks. The CMU provides the capability to selectably turn on and off the clocks to peripherals in addition to enabling/disabling and configuring of all available oscillators. The high degree of flexibility enables software to minimize the energy consumption in any specific application by not wasting power on the peripherals and the oscillators that are inactive.

6.1 Clock generation

[Figure 7](#page-50-0) shows the block diagram of the Clock unit.

User Manual of QN902x

Figure 7 Clock block diagram

6.2 Clock sources

The QN902X CMU uses following clock sources:

- · 32/16 MHz crystal oscillator.
- · 20 MHz RC oscillator.
- · 32.768 KHz oscillator
	- · 32.768 KHz crystal oscillator
	- · 32 KHz RC oscillator.
- · 32 MHz PLL clock output for system

By default, the 20MHz internal RC oscillator is enabled and selected. In the deep sleep mode, all clock sources can be disabled. In the other modes, at least one clock source must be enabled.

6.3 Clock description

The system clock is selected from four clock sources by configuring the CLK_MUX register, and it generates all clocks for the chip, except the low frequency 32 kHz clock for the RTC and the sleep timer. The ADC clock can be selected among the 32 kHz clock and the system clock. The maximum system clock frequency is 32MHz. The AHB clock is derived from the system clock and supplies all the clocks in the peripherals, except the ADC, the RTC and 32 kHz sleep timer blocks. The APB clock is derived from the AHB clock and is used for the registers.

6.4 Pin description

[Table 33](#page-51-0) shows pins that are associated with the clock block functions.

Table 33 Pin summary

6.5 Basic configuration

Each clock gating can disable or enable the clock independently by setting CLK_RST_SOFT_CLK or clearing CLK_RST_SOFT_SET. The user can disable peripheral by disabling the corresponding clock.

The dividers can be configured independently, therefore, all clocks can run at different frequencies.

6.5.1 System clock and AHB clock configuration

The system clock can be sourced from the internal 20 MHz oscillator, from the 32MHz

PLL, directly from the 16/32 MHz external oscillator, or from 32 kHz (32.768 kHz) oscillator

The AHB clock is derived from the system clock and serves as a clock source for CPU HCLK, FCLK, SPI_AHB, GPIO, BLE_AHB and DMA.

The CPU HCLK and FCLK are the clock sources of the core. The SPI_AHB clocks the internal flash. The BLE_AHB is used for the BLE block and does not need to be configured. All clocks, except the CPU HCLK and FCLK, can be disabled when corresponding block is not active.

6.5.2 Configure APB clock

The APB clock is derived from the AHB clock and serves as the clock source for all registers. Due to the divider, the APB clock is lower than or equal to the core clock. Because all peripheral registers are clocked by the APB clock, the APB clock should not be configured slower than the peripheral clocks.

6.5.3 Configure BLE clock

The BLE AHB is clocked by the AHB clock, and the BLE clock is derived from the AHB clock. They are used for BLE RF block and usually do not need to be configured by the user. The BLE clock can only run at 8 or 16 MHz

Note: BLE RF block requires correct configuration of the BLE_AHB and BLE clocks. Therefore, it is recommended to use the Software Development Kit.

6.5.4 Configure peripheral clocks

The peripheral clocks are derived from the AHB clock. The dividers of all peripheral blocks clock can be configured independently, therefore, all peripheral clocks can run at different frequencies.

Every peripheral block can be disabled to reduce the power by disabling/enabling the corresponding clock independently.

6.6 Register description

The System Registers are based on 0x40000000.

6.6.1 System Clock Register Description

Table 34 System Clock Register

6.6.1.1 CRSS

CRSS is Enable clock gating and set block reset register, address is 0x40000000

Description of Word

6.6.1.2 CRSC

CRSC is Disable clock gating and clear block reset register, the address is 0x40000004

Description of Word

6.6.1.3 CMDCR

CMDCR is set clock switch and clock divider register, address is 0x40000008

Description of Word

6.6.1.4 STCR

STCR is set systick timer STCALIB and STCLKEN register, address is 0x4000000C. For detailed description of the register, please refer to [Table 6](#page-10-0) STCR.

7. Inter-Integrated Circuit (I2C) interface

The I2C (inter-integrated circuit) interface is a two-wire, bi-directional serial bus that can be used to communicate with external devices using I2C protocol.

7.1 Features

- Compliance with the I2C specification v2.1
- **•** Master or slave modes
- Configurable master baud rate
- Standard mode (up to 100 kbps)
- Fast mode (up to 400 kbps)
- 7-bit addressing mode (10-bit address not supported)
- Configurable device address in slave mode
- SCL synchronization and bus arbitration in master mode
- SCL stretching in slave mode
- Master supports SCL synchronization and bus arbitration
- 8 bit shift register

7.2 Functional Description

The I2C-bus uses only two wires

- **SCL**: serial clock line provided by the master device to synchronize the serial data transfer
- **SDA**: serial data/address line used to transmit and receive serial data.

When the I2C-bus is free, both the SDA and SCL lines should remain high. A High-to-Low transition of the SDA line while SCL line remains high initiates a Start condition. A Low-to-High transition of SDA line while SCL remains high initiates a Stop condition.

The data is always sent most-significant bit (MSB) first. Every byte should be immediately followed by acknowledge (ACK) bit, which is sent by the receiver after last data byte.

Each bit is sampled during the high period of the SCL. Therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL.

7.2.1 7-bit slave address

The first byte of data transferred by the master immediately after the START signal is the

7-bit slave address and the read/write bit. In the master mode, the slave address should be put into TXD to send. While in the slave mode, the slave address should be written into SLAVE_ADDR[6:0], and the bus controller will monitor incoming slave address on the SDA line to check if the address matches and this is the slave device to be addressed by the master.

7.2.2 R/nW bit

The last bit following 7-bit slave address after START condition is the R/nW bit in the first byte. The R/nW bit signal is sent by master device to set the data transfer direction. When R/nW bit is 0, the I2C bus interface is in the write mode and the data transfer direction is from master to slave. When R/nW bit is 1, the I2C bus interface is in the read mode and the data transfer direction is from the slave to the master.

7.2.3 ACK/NACK

After completing the transfer of one-byte, the receiver should send an ACK bit to the transmitter. The ACK pulse should occur during the 9th clock cycle of the SCL line. The clock pulse required to transmit the ACK bit master should be generated by the master.

The transmitter should release the SDA line when the ACK clock pulse is received. The receiver should also drive the SDA line low during the ACK clock pulse so that the SDA keeps low during the high period of the ninth SCL pulse. The receiver will not drive the SDA line low during ninth clock cycle if NACK is to be sent.

7.2.4 Data transfer

Once a successful slave addressing has been established, the data transfer can proceed on a byte-by-byte basis in the direction specified by the R/nW bit sent by the master. Each transferred byte is followed by an ACK bit on the 9th SCL clock cycle.

7.2.5 Stop or Repeated START signal

When the transfer ends, or is abnormal, the master will generate a STOP signal to abort the data transfer or generate a Repeated START signal to start a new transfer cycle.

If the master, as the receiving device, does not acknowledge the slave device, the slave device releases the SDA line for the master to generate a STOP or Repeated START signal.

7.2.6 SCL clock generation in master mode

The SCL is derived from PCLK, with a two-stage clock divider. The first one is a constant divided by 20, and the second is divided by (SCL_RATIO + 1).

 $SCL = (PCLK/20)/(SCL RATIO + 1)$

7.3 Master Mode Operation

7.3.1 Master-transmit

The master initiates the data transfer with a START condition, followed by the Slave Address and R/nW bit. If R/nW is low, the data transfer occurs from the master to the slave. The ACK/NACK bit is sent by the slave. After the master receives the ACK/NACK bit,

a TX INT interrupt is generated to the processor to trigger the processing.

When the I2C controller (master mode) wants to send data to the slave, following steps take place:

- 1. Read BUSY to see if the I2C bus is free. Wait until it is free.
- 2. Set MTSR_EN=1, and SCL_RATIO to the expected clock speed.
- 3. Write formatted slave address into TXD, and R/nW(=0) bit. Then write START bit to initiate a transfer.
- 4. Wait for TX_INT interrupt, which is generated by the controller when ACK is received from slave after master sent START condition, slave address and R/nW bit.
- 5. TX_INT interrupt processing: if ACK_RECV=0, write new data into TXD, and set WR_EN. If ACK_RECV=1, stop the data transfer or re-start by setting STOP or START bit. After the register is set, clear TX INT interrupt, and controller will clock out the waveform you have configured.
- 6. Repeat 5 and 6, if more data has to be sent.
- 7. Set STOP to send stop signal to finish the transfer.

7.3.2 Master-receive

If the master wants to read data from the slave, the R/nW should be high. After the data byte is received, the master should send the ACK/NACK bit to the slave. The ACK/NACK bit should be pre-programmed to ACK SEND. Once the ACK is sent, a RX INT signal is generated to the processor to read the data and trigger further processing.

When the I2C controller (master mode) wants to read data from the slave, following steps take place:

- 1. Read BUSY to see if the I2C bus is free. Wait until it is free.
- 2. Set MTSR_EN=1, and SCL_RATIO to the expected clock speed.
- 3. Write formatted slave address into TXD, and R/nW(=1) bit. Then write START bit to initiate a transfer.
- 4. Wait for TX INT interrupt, which is generated by the controller when ACK is received from the slave after the master sent START condition, slave address and R/nW bit.
- 8. TX INT interrupt processing: if ACK_RECV=0, write RD_EN=1 to read data from the slave and write ACK_SEND for the next read. If ACK_RECV=1, stop the data transfer or re-start by configuring STOP bit or START bit. After the register is set, clear TX_INT interrupt, and controller will clock out the waveform you configured.
- 5. If more data is to be read, set ACK_SEND to 0 in TXD and then set RD_EN=1, otherwise set ACK_SEND to 1.
- 6. Set STOP to send stop signal to finish the transfer.

7.3.3 Slave-transmit

When the I2C controller (slave mode) wants to send data to the master, following steps take place:

- 1. Set SLV_EN=1, and SLAVE_ADDR[6:0].
- 2. If address match interrupt is detected and received R/nW=1, send ACK back to master by configuring the ACK_SEND bit in TXD register
- 3. Write data into TXD to send. Then clear SAM_INT to clock out the ACK and TX data.
- 4. After slave sends the 8 bit data and receives ACK/NAK from master, TX interrupt happens.
- 5. TX interrupt processing: if ACK_RECV is 0, write new data to TXD register, otherwise, do wait the line is not busy.
- 6. Repeat step 4 again and again, until ACK_RECV is 1.
- 7. Data transfer finishes when STOP condition is detected.

7.3.4 Slave-receive

When the I2C controller (slave mode) wants to receive data from the master, following steps take place:

- 1. Set SLV EN=1, and SLAVE_ADDR[6:0].
- 2. If address match interrupt is detected and received R/nW=0, send ACK back to the master by configuring the ACK_SEND bit in TXD register
- 3. Wait for RX_INT, which indicates one byte has been received. Read the data and send ACK back by configuring the ACK_SEND bit in TXD register, if more data is to be received, otherwise, send NACK. All the transfer begins immediately after

RX_INT interrupt is cleared.

4. Data transfer finishes when STOP condition is detected.

7.4 Register Description

7.4.1 Register Map

The I2C registers base address is 0x40008000.

Table 35 I2C Register Map

7.4.2 Register Description

Table 36 CR

Table 37 SR

Table 38 TXD

Table 39 RXD

Table 40 INT

8. PWM

The PWM provides two independent channel PWM waveforms with programmable period and duty cycle. Each channel includes 8-bit auto-reload down counter.

8.1 Features

- **•** Two independent PWM channels
- Each channel has 8-bit down counter and 10-bit prescaler
- **•** Programmable period and duty cycle
- **•** Predictable PWM initial output state
- **•** Overflow interrupt generation
- Buffered compare and polarity register to ensure correct output

8.2 Functional Description

The block diagram of PWM is shown in **[Figure 8](#page-65-0)**.

CHx IF, overflow interrupt

Figure 8 PWM Block Diagram

Two independent but identical PWM channels are available with separate control registers. There are two 10-bit prescaler values that are contained in the PSCL register. The 10-bit prescaler divides the APB Clock to generate the scaled clock for the 8-bit down counter. The frequency of scaled clock is calculated as follows:

$$
f_{\text{scled}} = \frac{f_{\text{clk}}}{(pscl + 1)}
$$

The period of the PWM waveform is determined by the PERIOD register. The down counter is automatically reloaded with (PERIOD-1) once it is down to zero. An interrupt can be generated simultaneously.

The edge of the PWM waveform is determined by the CMP register. When the counter is larger or equal to CMP, it outputs high level, otherwise, it outputs low level. The polarity can be changed by register POL. When POL is set to 1, the output will be high when the counter is smaller than CMP.

To generate dynamic PWM waveforms, the internal buffer registers are designed for CMP and POL. The buffer registers are loaded into active registers upon the counter overflow.

8.3 Register Description

8.3.1 Register Map

The PWM base address is 0x4000_E0000.

Table 41 Register Map

8.3.2 Register Description

Table 42 CR

User Manual of QN902x

Table 43 PSCL

Table 44 PCP

Table 45 SR

9. Real Time Clock (RTC)

The Real Time Clock (RTC) provides real time with calibration, and uses 32 kHz clock with very low power consumption.

9.1 Features

- 15-bit counter to generate second with calibration function
- Operates on external/internal 32kHz clock
- Configures second on the fly
- **•** Second and capture interrupt generation
- Input capture function with programmable noise cancellation
- **•** Positive or negative edge input capture
- Asynchronous register access

9.2 Functional Description

The block diagram of the RTC is shown in **[Figure 9](#page-69-0)**.

Figure 9 RTC Block Diagram

The RTC is composed of two counters. The first one is the 15-bit 1-second counter, which runs at 32 kHz clock and wraps to 0 once it reaches 32000 corresponding to the 1 second interval. The second one is the 32-bit counter, which is triggered by the first counter and can last for years with 1LSB representing one second.

9.2.1 Clock Accuracy Compensation

The accuracy of the time provided by the RTC depends on the clock accuracy and can be improved by setting the right ppm of the clock (PPM_VAL). This function is enabled by CAL EN. If the ppm value is positive, the CAL DIR should be set to 0, otherwise to 1.

9.2.2 Timing Compensation

When the chip enters the sleep mode, the RTC goes also into the sleep mode and the counters stop. The contents of the counters are retained. The user may compensate for the elapsed time to get the right time into the counters, if he knows how long it has slept.

The RTC provides two registers for the user to write in the elapsed time, CNT_CORR[14:0] and SEC_CORR[17:0]. The first one is used to compensate for the 1-s counter, and second one for the 32-bit counter. This feature is enabled by CORR_EN.

9.2.3 Input Capture Unit

The function of the input capture is to monitor the active edge of an input signal. The active edge can be positive or negative. This can be set by CAP_EDGE_SEL. Setting CAP_EN to 1 enables the monitoring, even though this monitoring has nothing to do with the counter. If users need to measure the interval between two rising edges, the users need to record the counter values in the interrupt service routine and then get the interval by subtracting the previous counter value from the current one.

9.2.4 Programming Guide

The registers of the RTC are in the APB clock domain, while the counters are clocked by the 32k clock. This asynchronous interface may lead to the crash of the register read/write function. To make a reliable register read/write operation, a data synchronization scheme is implemented.

The synchronization is started when the register bit CFG is set. During the synchronization, a corresponding busy flag in the SYNCBUSY register is set, and is cleared automatically upon completion. The best practice is

- Check the busy flag, if 1, wait for it to be cleared.
- If the busy flag is cleared, write the registers (whose contents will be stored in the APB clock domain)
- Set CFG to start synchronization from APB clock domain to 32k clock domain

The RTC will synchronize registers to be read from 32k clock domain to the APB clock domain automatically. Before read, users should check the status bit and read register when the synchronization is done.

9.2.5 Interrupts

The RTC may generate two interrupts if enabled. The first interrupt indicates one second. The other one represents the input capture interrupt. The status of the

interrupts can be read by RTC_STATUS, and can be cleared by writing 1 to the corresponding bit.

9.3 Register Description

9.3.1 Register Map

The RTC register base address is 0x4000_6000.

Table 46 Timer Register Map

9.3.2 Register Description

Table 47 CR

Table 48 SR

Table 49 SEC

Table 50 COEE

Table 51 CALIB

Table 52 CNT

10. Serial Peripheral Interface (SPI0/SPI1)

The serial peripheral interface (SPI) can be used to communicate with external devices using the SPI protocol supporting half-duplex, full-duplex and simplex synchronous serial communication. The interface can be configured as master or slave device, in 4-wire (fullduplex) or 3-wire (half-duplex) modes, and supports multiple slaves on a single SPI bus.

10.1 Features

- Supports master or slave mode
- Supports 4-wire (full-duplex) or 3-wire (half-duplex) modes
- Clock speed up to 16MHz in master mode for 32MHz system clock
- Clock speed up to 32/6MHz in slave mode for 32MHz system clock
- **•** Programmable clock polarity and phase
- Slave select controlled by hardware or software in master mode
- Programmable bit order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag

10.2 Functional Description

The SPI allows synchronous, serial communication between the MCU and external devices. The application software can manage the communication by polling the status flag or using dedicated SPI interrupt.

Four I/O pins may be used for communication.

- **DAT**: data-out in 4-wire mode and data in/out in 3-wire mode
- **DIN**: data-in in 4-wire mode; Not used in 3-wire mode
- **SCK**: serial clock output for SPI master and input for SPI slave.
- **nCS0/1**: Slave select pin; Output for master and input for slave; Only nCS0 is available for slave mode.

The SPI interface is shared with the GPIO pins. The SPIx_PIN_SEL(PIN_MUX_CTRL[0:1]) is used to select the GPIO pins for SPI. The nCS0 and nCS1 are selected by MSTR_SSx(CR0[14:15]).

10.2.1 Master Mode Operation

The SPI interface is programmed as a master device by setting SPI_MODE to 0. Once it is enabled, it monitors the TX buffer (TXD) continuously. If it is not empty, the data in TX buffer is moved to the transmit shift register, which shifts the data out serially on the DAT line while providing the serial clock. If the TX buffer is not full, the TX FIFO_NFUL_IF flag is set to 1, to indicate that more data can be written into the buffer.

While the SPI master transfers data to a slave on the DAT line, the selected SPI slave device simultaneously transfers the data in its shift register to the master on the DIN line in a 4-wire operation. The data byte received from the slave is moved into the master's RX buffer, where it can be read from the RXD.

The SPI master can connect to two slave devices, and select one slave device to communicate by setting MSTR_SSx(CR0[14:15]). Only one slave device should be selected at a time.

10.2.2 Slave Mode Operation

The SPI interface is programmed as a slave device by setting SPI_MODE to 1. If the slave is selected by a master device via nCS, the data are shifted in through the DIN pin and out through the DAT pin, clocked by the SCK signal from the master device. The slave device cannot initiate the data transfer. Data to be transferred to the master device is pre-loaded into the TX buffer by writing to TXD.

10.2.3 Timing

SPI master support 4 modes, the timing diagram is the same for master and slave as follows.

The CPOL defines the logic level when the SPI is idle, while the CPHA defines the active edge of the SCK to capture the input data.

The SS signal is active low and asserted when the data transfer is initiated by the master device. It is de-asserted when no more data is in the Tx buffer of master and that last bit in the shift register is sent out.

10.2.4 Clock generation

The SPI clock is derived by diving the AHB clock as follows:

- USARTx_DIV_BYPASS=1, SPI_CLK=AHB_CLK
- USARTx_DIV_BYPASS=0, SPI_CLK=AHB_CLK/(2*(USARTx_DIVIDER[2:0]+1))

In the master mode, the SCK is generated from the SPI_CLK as shown below: SCK=SPI_CLK/(2*(BITRATE[5:0]+1))

The SPI_CLK is also needed by the slave device to operate. The speed should be at least 6 times faster than the SCK frequency of the master device to ensure a reliable transmission.

10.2.5 TX/RX Buffer

Both TX and RX buffer are 32-bit, which can be configured as one 32-bit word buffer, or 4x8-bit FIFO.

10.2.6 Interrupt

When the SPI interrupt is enabled, the following 2 flags will generate an interrupt request:

1. RX buffer not empty interrupt: RX_FIFO_NEPT_IF flag is set to logic 1 if the received data is moved into RX buffer. The flag is cleared automatically once the RXD is read and the RX buffer is empty.

2. TX buffer not full interrupt: TX_FIFO_NFUL_IF is set to logic 1 if all data in TX buffer have been transmitted and the TX buffer can be written again.

10.3 Register Description

10.3.1 Register Map

The SPI0 and SPI1 have the same register map, but different base addresses. The base address of SPI0 is 0x40007800. The base address of SPI1 is 0x4000A800.

Table 53 SPI0/SPI1 Register Map

10.3.2 Register Description

Table 54 CR0

Table 55 CR1

Table 56 TXD

Table 57 RXD

Table 58 SR

11. TIMERS

QN902X includes four timers. The TIM0 and TIM1 are 32-bit timers, while TIM2 and TIM3 are 16-bit timers. They can be used for a variety of purposes, including measuring the pulse width or generating the PWM waveforms.

11.1 Features

- 32/16-bit auto-reload up counter
- 16/8-bit capture event counter
- 10-bit programmable prescaler
- **•** Programmable clock sources
- **•** Four operation modes
	- Free running mode
	- Input capture timer mode
	- Input capture event mode
	- Input capture counter mode
- **•** Compare interrupt
- **Input capture interrupt**
- **•** Programmable PWM waveform generation
- Pulse width, duty and period measurement
- **Input capture on either positive or negative edge, or both edges**
- Optional digital noise filtering on capture input
- **•** Programmable interrupt period

11.2 Functional Description

.

The architecture of Timer is shown in the

Figure 10 [Timer architecture](#page-81-0)

Figure 10 Timer architecture

Note: After power on or reset of the QN902x system, the timer is set to its default values. That means that after QN902x reset, users need to configure register to make sure that the timer/counter work as required.

11.2.1 Clock Sources

The timer has two clock sources. One is the pre-scaled clock from clk timer, which is generated from the AHB clock. The other one is the external clock input from the GPIO. The frequency of the scaled clock enable is calculated as follows:

$$
f_{\text{scled}} = \frac{f_{\text{clk_timer}}}{PSCL + 1}
$$

11.2.2 Input Capture Unit

The input capture unit is used to measure duration of the input signal from one edge to another, in number of clock cycles of the timer clock. The triggering edge can be configured as a positive edge, negative edge or both edges using the register bits (ICES[1:0]). When the capture is triggered, the value of the counter is written to the Capture/Compare Register (CCR). The Input Capture interrupt flag (ICF) is asserted at the same time as the counter value is copied into the CCR register. If the interrupt is enabled by register bit ICIE, the input capture flag will generate an interrupt to the MCU.

To improve the noise immunity on the input signal, a noise canceller is added by using a simple noise filter scheme, which can be enabled by setting the Input Capture Noise Canceller Enable (ICNCE).

11.2.3 Compare Unit

Figure 11 Compare Unit

The 32/16-bit comparator continuously compares counter with the Compare/Capture Register buffer (CCR Buffer). If TCNT equals CCR Buffer, the comparator signals a match. The match will set the Output Compare Flag (OCF) at the next clock cycle of the timer. If enabled (OCIE=1), the Output Compare Flag generates an output compare interrupt. The interrupt can be software-cleared by setting corresponding bit.

The CCR and TOP registers are double buffered for supporting configure compare value and top value on the fly and generating PWM waveform correctly.

11.2.4 PWM Waveform Generation

The PWM waveform can be generated upon the timer overflow or the compare match. The period and duty cycle can be programmed.

11.3 Operation Modes

The operation mode and the behavior of the Timer is defined by the Operation Mode Select bits (OMS[1:0]). **[Table 59](#page-83-0)** summarizes the supported modes of the 32/16 bit timers.

Table 59 Operation Modes

11.3.1 Free Running mode

In this mode, the counter will count from zero to the value stored in the TOP Buffer and then restart from zero. Whenever the counter reaches the value of the TOP Buffer, the Timer Overflow flag (TOV) will be set and an interrupt will be generated if the interrupt is enabled by the register bit (OVIE).

The comparison of TCNT and CCR buffer is always active in this mode. Once TCNT equals to CCR buffer, the Output Compare Flag (OCF) is asserted, and a compare match interrupt is generated if compare interrupt (OCIE) is enabled.

The PWM waveform is generated when PWM output enable bit (pwm_oe) is set. The duty and period of the PWM waveform can be controlled by TOPR, CCR and POL(TCR[14]) registers.

11.3.2 Input Capture Timer mode

The capture timer mode is used to capture the trigger events, and record the timestamp in the CCR. It can be used to calculate the pulse width, the period and the duty.

In this mode, the counter will count from zero and will reset to zero at specified edge of the input capture signal, which is set by ICCLR(TCR[7] . The level change on the Input Capture Pin (ICP) will trigger the capture event. The triggering operation is defined by the Input Capture Edge Select bits (ICES[1:0]).

If the a trigger event occurs happens, the Input Capture Flag (ICF) will be set at the clock cycle. At the same time, the current counter value will be copied to the CCR, and an interrupt will be generated if the Input Capture Interrupt Enable bit (ICIE) is set.

11.3.3 Input Capture Event mode

This mode is used to count the number of events during a period defined by the TOP register. When the event happens, the counter ECNT will be incremented. At the end of the specified period, an Overflow flag (TOV) will be asserted and the value of ECNT will be copied to the register ICETR. The timer counter TCNT and event counter ECNT will be reset to zero and begin a new event counting.

The event source can be selected from the Input Capture Pin (ICP) or the Analog Comparator. The event is triggered by the edge change of ICP or ACMP. The edge can be selected by setting the register bits ICES[1:0]. In this mode, no interrupt will be generated by the trigger event. The timer overflow interrupt will be generated at the end of the specified time.

11.3.4 Input Capture Count mode

This mode is used to calculate how long it takes for specified event (defined by ICES[1:0]) to happen times specified by TOP register.

Once the specific event occurs, the event counter ECNT continually increments and compares its value with TOP register. Once the ECNT equals to the TOP register, the input capture flag (ICF) will be asserted. The input capture interrupt will be generated if the ICIE is set.

11.3.5 Interrupt

The QN902x Timer module has three interrupt sources:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

All three can be enabled by setting TCR[3:1]. The interrupt flag can be read through IFR register. All three interrupts are valid in 4 operation modes.

11.4 Register Description

11.4.1 Register Map

The Timer 0/1/2/3 have the same registers with different register base addresses as the following.

Timer 0: 0x40002000 Timer 1: 0x40003000 Timer 2: 0x40004000 Timer 3: 0x40005000

Table 60 Timer Register Map

11.4.2 Register Description

Table 61 TCR

Table 62 IFR

Table 63 TOPR

Table 64 ICER

Table 65 CCR

Table 66 CNT

12. UART

The Universal Asynchronous Receiver Transmitter (UART) is a full-duplex, asynchronous communication interface that communicates with peripheral devices. The QN902x has two UARTs which can work and be configured independently. The UART shares pins with the SPI interface.

12.1 Features

- Configurable full-duplex or half-duplex data transmission
- Hardware flow control option with nRTS and nCTS pins
- **Programmable baud rate generator, from 1.2kbps, to 921600bps standard** baud rate
- **•** Programmable data order with MSB-first or LSB-first shifting
- One or Two Stop bits
- \bullet Odd, even or no-parity bit generation and detection
- Receive and transmit data buffer (one depth)
- Configurable over-sampling rate (8 or 16)
- **•** Parity, buffer overrun and framing error detection
- **•** Transmit and receive interrupts
- **•** Support for Direct Memory Access (DMA)
- Line break generation and detection
- Configurable start- and stop- bit levels
- 8-bit payload mode: 8-bit data without parity
- 9-bit payload mode: 8-bit data plus parity

12.2 Functional Description

The UART allows asynchronous, serial communication between the MCU and external devices. Each UART offers a variety of data formatting options. Dedicated baud rate generator with 22-bit divisor is included, which can generate a wide range of baud rates. Receive data buffer allows UART to receive up to 8 bits data before data is lost and an overflow occurs.

Each UART has five registers. The UART_BAUD is used for the Baud Rate Generator. The UART_CR is used for data formatting, control, and interrupt functions. The UART_Flag is used for status functions. The UART_TXD and UART_RXD are used to send and receive data.

The application software can manage the communication by polling the status flag or using a dedicated UART interrupt. The main elements of the UART and their interactions are shown in the following block diagram.

Any UART bidirectional communication requires a minimum of two pins: Receive Data In (RXD) and Transmit Data Out (TXD):

RXD: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

TXD: Transmit Data Output is the serial data output. When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level.

12.2.1 Baud Rate Generation

The baud rate generator generates **Baud16** clock signal by dividing down the input clock **UARTCLK**. The baud rate divisor (**BRD**) is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The **Baud16** signal is then divided by 16 to give the baud rate: **Baud rate = Baud16/16 = (UARTCLK)/(16*BRD)**

If we set the reference clock **(UARTCLK**) = 4MHz, then the generated baud rate error can be calculated as follows:

GBRD = integer(UARTCLK/(16*BR)*64+0.5)/64

GBR = UARTCLK/(16*GBRD)

 $Error = (GBR - BR)/BR*100$ where:

BR: Baud Rate

GBRD: Generated baud rate divider

GBR: Generated baud rate

If the required baud rate is 230400 then:

Baud Rate Divisor = (4×10^6) / (16×230400) = 1.085 this means BRDI = 1 and BRDF = 0.085. Therefore, fractional part, $m =$ integer ((0.085×64) + 0.5) = 5 Generated baud rate divider = 1+5/64 = 1.078 Generated baud rate = $(4 \times 10^{6})/ (16 \times 1.078)$ = 231911 Error = $(231911 - 230400)/230400 \times 100 = 0.656\%$

The maximum error using a 6-bit UARTFBRD Register is equal to $1/64 \times 100 = 1.56\%$. This occurs when m = 1, and the error cumulates over 64 clock ticks.

Below table lists the errors for typical baud rates.

Table 67 Generated baud rate error when UARTCLK = 8MHz

Table 68 Generated baud rate error when uartclk = 4MHz

Table 69 Generated baud rate error when uartclk = 2MHz

12.2.2 Data Format

The UART has a number of available options for data formatting, which can be set using CR (control register). The data transfer begins with the start bit. The CR[LEVEL INV] is used to define the start and stop conditions. What follows are the data bits. The order in which the bits are transmitted (MSB or LSB first) is specified by CR[BIT_ORDER]. Next one is the parity bit, which can be enabled by CR[PEN]. The UART supports the odd and even parity checks, which can be selected using CR[EPS] The data transmission ends with one or two stop bits which can be set using CR[STIP2_EN] .

Figure 19.2 shows the timing for a UART transaction without parity bit enabled. Figure 19.3 shows the timing for a UART transaction with parity enabled (PEN = 1).

Figure 19.2. UART1 Timing Without Parity

Figure 19.3. UART1 Timing With Parity

12.2.3 Hardware Flow Control

The hardware flow control uses the Clear-To-Send (nCTS) and Request-To-Send (nRTS) signals to control the flow of the data between the UART and the peripheral devices. When the auto-flow is enabled, the remote device is not allowed to send data unless the UART asserts nRTS. If the UART de-asserts nRTS while the remote device is sending data, the remote device is allowed to send one additional byte after nRTS is deasserted. An overwrite can occur if the remote device violates this rule. Likewise, the UART is not allowed to transmit any data unless the remote device asserts nCTS. Using this feature increases system efficiency and eliminates the possibility of a receive buffer overwrite error due to the long interrupt latency.

The auto-flow mode can be used in two ways: full auto-flow, automating both nCTS and nRTS; and half auto-flow, automating only nCTS. To enable the full auto-flow, CRICTS EN] and CRIRTS EN] bits must be set. To enable the auto-nCTS-only mode, CR[CTS_EN] bit must be set and CR[RTS_EN] bit cleared.

12.2.3.1 nRTS (UART Output)

When in full auto-flow mode, nRTS is asserted when the UART register is ready to receive data from the remote transmitter. This assertion occurs when the amount of received data is below the programmable trigger threshold value. When the amount of received data reaches the programmable trigger threshold, nRTS is de-asserted. It is reasserted when enough bytes are removed from the buffer to lower the data level below the trigger threshold.

12.2.3.2 nCTS (UART Input)

When in auto-flow mode, nCTS is asserted by the remote receiver when the receiver is ready to receive data from the UART. The UART checks nCTS before sending the next byte of data and does not transmit the byte until nCTS is low. If nCTS goes high while

the transfer of a byte is in progress, the transmitter completes sending this byte.

12.2.4 Interrupt

With UART0/1 interrupts enabled, an interrupt is generated each time a transmission is completed (TX_IE is set in UART_CR), or a data byte has been received (RX_IE is set in UART_CR). The UART0/1 interrupt flags except UART_INT are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing the software to determine the cause of the UART0/1 interrupt (transmit complete or receive complete).The UART_INT will be auto cleared by software when all UART0/1 interrupt flags are cleared.

12.2.5 Programming flow

- **The write operation consists of the following steps:**
- 1. If TX flow control is enabled, wait for valid cts_uart_n (low level).
- 2. Configure UART_TXD register
- 3. Configure UART_BAUD register
- 4. Configure UART CR register
- 5. Read TX IE bit in UART CR register. If TX IE is 1(TX buffer is empty), then go to step 2, else wait until TX buffer becomes empty.
- 6. If another data is to be transferred, then configure UART TXD when TX IE is 1; else finish.(if baud rate and control information remain unchanged, then there is no need to re-configure UART_BAUD and UART_CR)

- **The read operation consists of the following steps:**
- 1. Configure UART_BAUD
- 2. Configure UART_CR
- 3. Receive data after detecting valid start-bit
- 4. After data is received, read UART_RXD and UART_INT
- 5. If another data is to be received ,then go to step 1;else set RX_EN in UART_CR 0 and finish

12.3 Register Description

12.3.1 Register Map

The UART0 and UART1 have the same register map, but different base addresses.. The base address of UART0 is 0x40007000. The base address of UART1 is 0x4000A000.

Table 70 UART0/UART1 Register Map

12.3.2 Register Description

Table 71 TXD

Table 72 RXD

Table 73 BAUD

Table 74 CR

Table 75 FLAG

13. Watch-Dog Timer (WDT)

The Watchdog timer (WDT) is a 32-bit down-count timer intended as a recovery method in situations where the CPU may be subjected to software upset.

13.1 Functional Description

The WDT resets the system when the software fails to clear the WDT within the selected time interval. The WDT can be configured either as a Watchdog Timer or as a timer for general-purpose use. If the watchdog function is not needed in an application, it is possible to configure the Watchdog Timer to be used as an interval timer that can be used to generate interrupts at selected time intervals. The maximum timeout interval is 1.5 days. The WDT is initialized from the Reload Register, WDOGLOAD. The module generates a regular interrupt, WDOGINT, depending on a programmed value. The counter decrements by one on each positive clock edge of WDOGCLK when the clock enable, WDOGCLKEN, is HIGH. The watchdog monitors the interrupt and asserts a reset WDOGRES signal, when the counter reaches 0, and the counter is stopped. On the next enabled WDOGCLK clock edge, the counter is reloaded from the WDOGLOAD register and the count-down sequence continues. If the interrupt is not cleared by the time that the counter next reaches 0, then the watchdog module reasserts the reset signal.

Figure 12 Watchdog Operation Flow Diagram

13.2 Register Description

13.2.1 Register Map

The RTC registers' base address is 0x4000_1000.

Table 76 Timer Register Map

13.2.2 Register Description

Table 77 Watchdog Load Register (WDOGLOAD)

Table 78 Watchdog Value Register (WDOGVALUE)

Table 79 Watchdog Control Register (WDOGCONTROL)

Table 80 Watchdog Clear Interrupt Register (WDOGINTCLR)

Table 81 Watchdog Raw Interrupt Status Register (WDOGRISR)

Table 82 Watchdog Interrupt Status Register (WDOGMIS)

Table 83 Watchdog Lock Register (WDOGLOCK)

Table 84 Watchdog Integration Test Control Register (WDOGITCR)

Table 85 Watchdog Integration Test Output Set Register (WDOGTITOP)

14. GPIO

The QN9020/1 processor provides 31/15 highly-multiplexed general-purpose I/O (GPIO) pins for generating and capturing application-specific input and output signals.

14.1 Instruction

Each pin can be programmed as an output, an input, or as bidirectional pin for certain alternate functions overriding the value programmed in the GPIO direction registers. When programmed as an input, the GPIO can also serve as an interrupt source. All GPIO pins are configured as inputs with pull-ups during the assertion of all resets, and they remain inputs until configured otherwise. In addition, select special-function GPIO pins serve as bidirectional pins where the I/O direction is driven from the respective unit overriding the GPIO direction register.

14.2 Features

- **•** Programmable interrupt generation capability
- Registers for alternate function switching with pin multiplexing support
- Inputs are sampled using a double flip-flop to avoid meta-stability issues
- All ports have programmable internal pull-up/pull-down/high-z
- As output, the GPIOs can be individually cleared or set

14.3 Functional Description

The GPIO signals operate as either general-purpose I/O (GPIO) or as alternate function outputs.

Most GPIO pins are multiplexed with the alternate functions of the QN902x processor. Certain modes within the serial controllers require extra pins. These functions are externally available through specific GPIO pins and their use is described in the following paragraphs.

14.3.1 General purpose I/O

During and just after reset, the alternate functions are not active and the I/O ports are configured in the GPIO digital input mode.

All GPIOs can be configured as inputs or outputs by setting Pin Output Configuration registers OUTENABLESET and OUTENABLECLR. If the pin is configured as an output, its values can be set by writing to the Data Output Register DATAOUT. If the pin is configured as an input, the programmed output state re-occurs when the pin is reconfigured as an output.

The state of a GPIO pin can be validated by reading the GPIO Pin Output Enable register OUTENABLESET. To get the value of a GPIO pin, one can read the Data Value register DATA. The software can read these two registers at any time, even if the pin is configured as an output.

The figure following shows a block diagram of a single GPIO pin.

Figure 13 Single GPIO pin diagram

14.3.2 External interrupt/wakeup lines

Each GPIO pin programmed as a digital input can detect edges either with a rising or a falling edge. This can be set using the GPIO Interrupt Type Set register INTTYPESET. The Interrupt Enable register INTENSET is used to enable triggering the interrupt request based on the edge-detection. The INTSTATUS register can be used to read the IRQ status.

14.3.3 I/O port W/R control

The MASKBYTExxTOxx register masks the read and/or write accesses to the masked DATAOUT register. Only bits set to 1 in the MASK register enable the corresponding bits in the masked registers to be changed or their values to be read.

Setting any mask bit to 1 allows the pin output to be changed by write operations to the pin's DATAOUT registers. The current state of the pin can be read from the OUTENABLESET registers. The current value of the data output register can read suing DATAOUT register

Setting any mask bit to 0 allows write operations to the pin's DATAOUT registers to have no effect on the pin's output level. Read operations return 0 regardless of the pin's level or the value of the DATAOUT register.

14.3.4 GPIO Operation as Alternate Function

The GPIO pins can have as many as three alternate input and three alternate output functions. If a GPIO is used for an alternate function, then it cannot be used as a GPIO at the same time. When using an alternate function of a GPIO signal, one has to first configure the alternate function and then enable the corresponding unit. The unit must be disabled before changing the alternate function signals of the GPIO.

For example, P0_2 can be configured as I2CSDA by configuring **PIN_CTRL** register **bit 5 and bit 4** as 01 as below GPIO PIN MUX Table. Similarly, configure **PIN_CTRL** register **bit 5 and bit 4** as 10 to make P0_2 work in SPI0CLK function.

The following table shows the alternate mapping of all the GPIOs.

GPIO PIN MUX Table

Remark: P2_6 also supports the fast boot function on chip version E. (pull up to enable the function). This function bypasses the QN902x ISP mode in the bootloader (if enabled).

14.3.5 Tool for configure GPIO

The software development kit (SDK) contains a tool QnDriverTools, which can be used for configuring GPIO pins in a quick and convenient way. The following figure shows the

GUI of QnDriverTools. For more details of QnDriverTools in the SDK, please refer to guide (proper name to be added)

14.4 Register description

The Pin Mux Registers are based on 0x40000000 and the GPIO Registers are based on 0x50000000.

14.4.1 Pin Mux Registers Description

Table 86 System Clock Register

14.4.1.1 Pin_Mux_CTRL0

PIN_MUX_CTRL0 Offset = 20h (PMU)

Description of Word

14.4.1.2 PIN_MUX_CTRL1

PIN_MUX_CTRL1 Offset = 24h (PMU)

Description of Word

14.4.1.3 PIN_MUX_CTRL2

PIN_MUX_CTRL2 Offset = 28h

14.4.1.4 PAD_DRV_CTRL

PAD_DRV_CTRL Offset = 2Ch

14.4.1.5 PAD_PULL_CTRL0

PAD_PULL_CTRL0 Offset = 30h (PMU)

14.4.1.6 PAD_PULL_CTRL1

PAD_PULL_CTRL1 Offset = 34h (PMU)

Description of Word

14.4.1.7 IO_WAKEUP_CTRL

IO_WAKEUP_CTRL Offset = 3Ch (PMU)

14.4.2 GPIO Register Description

The GPIO register's base address is 0x50000000.

Register Description

Table 87 DATA

Table 88 DATAOUT

Table 89 OUTENABLESET

Table 90 OUTENABLECLR

Table 91 INTENSET

Table 92 INTENCLR

Table 93 INTTYPESET

Table 94 INTTYPECLR

Table 95 INTPOLSET

Table 96 INTPOLCLR

Table 97 INTSTATUS

15. Legal information

15.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

15.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the

customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this recnect

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

15.3 Licenses

Purchase of NXP <xxx> components

<License statement text>

15.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

<Patent ID> — owned by <Company name>

15.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

<Name> — is a trademark of NXP Semiconductors N.V.

16. List of figures

17. List of tables

18. Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP Semiconductors N.V. 2018. All rights reserved.

For more information, visit: http://www.nxp.com

Date of release: 05 November 2018 Document identifier: UM10996

User Manual of QN902x

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP Semiconductors N.V. 2018. All rights reserved.

For more information, visit: http://www.nxp.com

Date of release: 05 November 2018 Document identifier: UM10996

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP Semiconductors N.V. 2018. All rights reserved.

For more information, visit: http://www.nxp.com

Date of release: 05 November 2018 Document identifier: UM10996