# onsemi

# **MOSFET** – Power, N-Channel

# 50 V, 14 A, 100 m $\Omega$

# RFD14N05SM9A

### Description

These are N-channel power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA09770.

## Features

- 14 A, 50 V
- $R_{DS(ON)} = 0.100 \Omega$
- Temperature Compensating PSPICE<sup>®</sup> Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- 175°C Operating Temperature
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"
- This is a Pb–Free Device

#### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C, unless otherwise noted)

| Parameter   | Symbol           | Ratings                              | Unit |
|---|------------------|--------------------------------------|------|
| Drain to Source Voltage (Note 1)                            | V <sub>DSS</sub> | 50                                   | V    |
| Drain to Gate Voltage ( $R_{GS}$ = 20 k $\Omega$ ) (Note 1) | V <sub>DGR</sub> | 50                                   | V    |
| Gate to Source Voltage                                      | V <sub>GS</sub>  | ±20                                  | V    |
| Continuous Drain Current                                    | I <sub>D</sub>   | 14                                   | А    |
| Pulsed Drain Current (Note 3)                               | I <sub>DM</sub>  | Refer to<br>Peak<br>Current<br>Curve |      |
| Pulsed Avalanche Rating                                     | E <sub>AS</sub>  | Refer to<br>UIS Curve                |      |
| Power Dissipation   | PD               | 48                                   | W    |
| Derate above 25°C   |                  | 0.32                                 | W/°C |
| Operating and Storage Temperature                           | $T_J,T_STG$      | -55 to 175                           | °C   |
| Maximum Temperature for Soldering                           |                  |                                      |      |
| Leads at 0.063 in (1.6 mm) from Case for 10 s               | ΤL               | 300                                  | °C   |
| Package Body for 10 s, See Techbrief 334                    | T <sub>pkg</sub> | 260                                  | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. 
$$T_J = 25^{\circ}C$$
 to  $150^{\circ}C$ .

| V <sub>DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |
|------------------|-------------------------|--------------------|
| 50 V             | 100 mΩ @ 10 V           | 14 A               |



#### MARKING DIAGRAM



= 3-Digit Date Code

&K = 2–Digits Lot Run Code D14N05 = Specific Device Code

&Z

&3

D14N05 = Specific Device Code



#### **ORDERING INFORMATION**

| Device       | Package                             | Shipping <sup>†</sup> |
|--------------|-------------------------------------|-----------------------|
| RFD14N05SM9A | DPAK3<br>(TO–252 3 LD)<br>(Pb–Free) | 2500 / Tape<br>& Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

| Parameter                              | Symbol              | Test C   | onditions  | Min | Typ | Max   | Unit |
|--|---------------------|--|--|-----|-----|-------|------|
| Drain to Source Breakdown Voltage      | BV <sub>DSS</sub>   | $I_D = 250 \mu A V_{CS} = 0 V (Figure 9)$  |  | 50  | -   | _     | V    |
| Gate Threshold Voltage                 |                     | $V_{00} = V_{00}$ $ _{0} = 250 \mu A$  |  | 2   | _   | 4     | V    |
| Zero Gate Voltage Drain Current        |                     | Vps = Rated BVpss  | $V_{CS} = 0 V$   | _   | _   | 25    | μА   |
|  | .033                | $V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0 \text{ V},$<br>$T_{C} = 150^{\circ}\text{C}$<br>$V_{GS} = \pm 20 \text{ V}$     |  |     | _   | 250   | μΔ   |
|  |                     |  |  |     |     | 200   | μΛ   |
| Gate to Source Leakage Current         | I <sub>GSS</sub>    |  |  | -   | -   | ±100  | nA   |
| Drain to Source On Resistance (Note 2) | R <sub>DS(ON)</sub> | $I_D = 14 \text{ A}, V_{GS} = 10 \text{ V}, (Figure 11)$   |  | -   | -   | 0.100 | Ω    |
| Turn–On Time                           | t <sub>ON</sub>     | $V_{DD} = 25 \text{ V, } I_D \approx 14 \text{ A, } V_{GS} = 10 \text{ V,} \\ R_{GS} = 25 \Omega, R_L = 1.7 \Omega \\ (Figure 13)$ |  | -   | -   | 60    | ns   |
| Turn–On Delay Time                     | t <sub>d(ON)</sub>  |  |  | -   | 14  | _     | ns   |
| Rise Time                              | t <sub>r</sub>      |  |  | -   | 26  | -     | ns   |
| Turn–Off Delay Time                    | t <sub>d(OFF)</sub> |  |  | -   | 45  | -     | ns   |
| Fall Time                              | t <sub>f</sub>      |  |  | -   | 17  | -     | ns   |
| Turn–Off Time                          | t <sub>OFF</sub>    |  |  | -   | -   | 100   | ns   |
| Total Gate Charge                      | Q <sub>g(TOT)</sub> | $V_{GS} = 0 V$ to 20 V   | $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 14 \text{ A},$ | -   | -   | 40    | nC   |
| Gate Charge at 5 V                     | Q <sub>g(10)</sub>  | $V_{GS} = 0 V$ to 10 V   | $R_L = 2.86 \Omega$<br>$I_{g(REF)} = 0.4 \text{ mA}$   | -   | -   | 25    | nC   |
| Threshold Gate Charge                  | Q <sub>g(TH)</sub>  | $V_{GS} = 0 V \text{ to } 2 V$   | (Figuré 13)  | -   | -   | 1.5   | nC   |
| Input Capacitance                      | C <sub>ISS</sub>    | V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1MHz<br>(Figure 12)   |  | -   | 570 | -     | pF   |
| Output Capacitance                     | C <sub>OSS</sub>    |  |  | -   | 185 | -     | pF   |
| Reverse Transfer Capacitance           | C <sub>RSS</sub>    |  |  | -   | 50  | _     | pF   |
| Thermal Resistance Junction to Case    | $R_{	ext{	heta}JC}$ |  |  | -   | -   | 3.125 | °C/W |
| Thermal Resistance Junction to Ambient | $R_{\thetaJA}$      |  |  | -   | -   | 100   | °C/W |

### **ELECTRICAL SPECIFICATIONS** (T<sub>C</sub> = 25°C, unless otherwise noted)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### SOURCE TO DRAIN DIODE SPECIFICATIONS

| Parameter                              | Symbol          | Test Conditions  | Min | Тур | Мах | Unit |
|--|-----------------|--|-----|-----|-----|------|
| Source to Drain Diode Voltage (Note 2) | V <sub>SD</sub> | I <sub>SD</sub> = 14 A   | -   | -   | 1.5 | V    |
| Diode Reverse Recovery Time            | t <sub>rr</sub> | $I_{SD} = 14 \text{ A}, \text{ d}I_{SD}/\text{d}t = 100 \text{ A}/\mu\text{s}$ | -   | -   | 125 | ns   |

2. Pulse Test: Pulse Width ≤300 ms, Duty Cycle ≤2%.

 Repetitive Rating: Pulse Width limited by max junction temperature. See Transient Thermal Impedance Curve (Figure 3) and Peak Current Capability Curve (Figure 5).

# **TYPICAL PERFORMANCE CURVES**

(UNLESS OTHERWISE NOTED)







Figure 2. Maximum Continuous Drain Current vs. Case Temperature



Figure 3. Normalized Maximum Transient Thermal Impedance



Figure 4. Forward Bias Safe Operating Area





### **TYPICAL PERFORMANCE CURVES**

(UNLESS OTHERWISE NOTED) (CONTINUED)



## **TYPICAL PERFORMANCE CURVES**

(UNLESS OTHERWISE NOTED) (CONTINUED)







Constant Current Gate Drive

# **TEST CIRCUITS AND WAVEFORMS**



Figure 14. Unclamped Energy Test Circuit



Figure 15. Unclamped Energy Waveforms







Figure 16. Switching Time Test Circuit

# TEST CIRCUITS AND WAVEFORMS

(CONTINUED)





Figure 18. Gate Charge Test Circuit

Figure 19. Gate Charge Waveforms

#### **PSPICE ELECTRICAL MODEL**

.SUBCKT RFD14N05 2 1 3 ; rev 9/12/94

CA 12 8 8.84e-10 CB 15 14 9.34e-10 CIN 6 8 5.2e-10

DBODY 7 5 DBDMOD DBREAK 5 11 DBKMOD DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 62.87 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTO 20 6 18 8 1

IT 8 17 1

LDRAIN 2 5 1e-9 LGATE 1 9 4.34e-9 LSOURCE 3 7 3.79e-9

MOS1 16 6 8 8 MOSMOD M = 0.99 MOS2 16 21 8 8 MOSMOD M = 0.01

RBREAK 17 18 RBKMOD 1 RDRAIN 50 16 RDSMOD 2.2e-3 RGATE 9 20 5.64 RIN 6 8 1e9 RSCL1 5 51 RSCLMOD 1e-6 RSCL2 5 50 1e3 RSOURCE 8 7 RDSMOD 42.3e-3 RVTO 18 19 RVTOMOD 1

S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 8 19 DC 1 VTO 21 6 0.82

ESCL 51 50 VALUE = {(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)\*1e6/50,6))}

.MODEL DBDMOD D (IS = 1.5e-13 RS = 10.9e-3 TRS1 = 2.3e-3 TRS2 = -1.75e-5 CJO = 6.84e-10 TT = 4.2e-8) .MODEL DBKMOD D (RS = 4.15e-1 TRS1 = 3.73e-3 TRS2 = -3.21e-5) .MODEL DPLCAPMOD D (CJO = 26.2e-11 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 3.91 KP = 12.68 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 7.73e-4 TC2 = 2.12e-6) .MODEL RDSMOD RES (TC1 = 5.0e-3 TC2 = 2.53e-5) .MODEL RSCLMOD RES (TC1 = 2.05e-3 TC2 = 1.35e-5) .MODEL RVTOMOD RES (TC1 = -4.44e-3 TC2 = -6.45e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.29 VOFF= -3.29) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.29 VOFF= -5.29) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.25 VOFF= 2.75)

.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.75 VOFF = -2.25)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub–circuit for the Power MOSFET Featuring Global Temperature Options**; written by William J. Hepp and C. Frank Wheatley.



Figure 20. PSPICE Electrical Model

PSPICE is a trademark of MicroSim Corporation.

# <u>onsemi.</u>



onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>