



22V, 20A Synchronous Step Down COT Power Module

General Description

The XR79120 is a 20A synchronous step-down Power Module for point-of load supplies. A wide 4.5V to 22V input voltage range allows for single supply operation from industry standard 5V, 12V, and 19.6V rails.

With a proprietary emulated current mode Constant On-Time (COT) control scheme, the XR79120 provides extremely fast line and load transient response using ceramic output capacitors. It requires no loop compensation hence simplifying circuit implementation and reducing overall component count. The control loop also provides 0.12% load and 0.17% line regulation and maintains constant operating frequency. A selectable power saving mode allows the user to operate in discontinuous mode (DCM) at light current loads thereby significantly increasing the converter efficiency. With a 93% peak efficiency and 84% for loads as low as 100mA, the XR79120 is suitable for applications where low power losses are important.

A host of protection features, including over-current, over-temperature, short-circuit and UVLO, help achieve safe operation under abnormal operating conditions.

The XR79120 is available in a RoHS compliant, green/halogen free space-saving 74-pin 12x14x4mm QFN package. With integrated controller, drivers, bootstrap diode and capacitor, MOSFETs, inductor, CIN and COUT, this solution allows the smallest possible 20A POL design.

FEATURES

- Controller, drivers, bootstrap diode and capacitor, MOSFETs, Inductor, CIN and COUT integrated in one package
- 20A Step Down Module
 - □ Wide 4.5V to 22V Input Voltage Range
 - □ ≥0.6V Adjustable Output Voltage
- Proprietary Constant On-Time Control
 - No Loop Compensation Required
 - o Stable Ceramic Output Capacitor Operation
 - □ Programmable 200ns to 2µs On-Time
 - □ Constant 400kHz to 600kHz Frequency
- Selectable CCM or CCM/DCM
 - □ CCM/DCM for high efficiency at light-load
 - □ CCM for constant frequency at light-load
- Programmable Hiccup Current Limit with Thermal Compensation
- Precision Enable and Power Good flag
- Programmable Soft-start
- 74-pin 12x14x4mm QFN package

APPLICATIONS


- Networking and Communications
- Fast Transient Point-of-Loads
- Industrial and Medical Equipment
- Embedded High Power FPGA

Ordering Information - back page

Typical Application

1.820 V_{IN} 1.815 VIN PVIN Enable/Mode 1.810 EN/MODE V_{OUT} Power Good 1.805 PGOOD VOUT 1.800 VCC XR79120 SW R_{LIM} 1.795 SS ILIM C_{OUT} 1.790 TON FΒ 1.785 C_{SS} AGND **PGND** 1.780 6

Line Regulation



Absolute Maximum Ratings

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

PV _{IN} , V _{IN}	0.3V to 25V
V _{CC}	0.3V to 6.0V
BST	0.3V to 31V ⁽¹⁾
BST-SW	0.3V to 6V
SW, ILIM	1V to 25V ^(1, 2)
ALL other pins	0.3V to VCC+0.3V
Storage Temperature	65°C to +150°C
Junction Temperature	150°C
Power Dissipation	Internally Limited
Lead Temperature (Soldering, 10 sec)	260°C MSL3
ESD Rating (HBM - Human Body Model)	2kV

Operating Conditions

PV _{IN}	3V to 22V
V _{IN}	4.5V to 22V
V _{CC}	4.5V to 5.5V
SW, ILIM	1V to 22V ⁽¹⁾
PGOOD, V _{CC} , T _{ON} , SS, EN, FB	0.3V to 5.5V
Switching Frequency	400kHz to 600kHz ⁽³⁾
Junction Temperature Range	40°C to +125°C
JEDEC51 Package Thermal Resistance, $\boldsymbol{\theta}_{J}$	A14.5°C/W
Package Power Dissipation at 25°C	6.9W

Note 1: No external voltage applied.

Note 2: SW pin's minimum DC range is -1V, transient is -5V for less than 50ns.

Note 3: Recommended frequency for optimum performance

Electrical Characteristics

Unless otherwise noted: T_{J} = 25°C, V_{IN} =12V, BST= V_{CC} , SW=AGND=PGND=0V, C_{VCC} =4.7uF. Limits applying over the full operating temperature range are denoted by a "•"

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
Power Sup	Power Supply Characteristics							
V	Input Voltage Range	VCC regulating	•	5		22	V	
V _{IN}		VCC tied to VIN	•	4.5		5.5		
I _{VIN}	VIN Input Supply Current	Not switching, V _{IN} = 12V, V _{FB} = 0.7V	•		0.7	1.5	mA	
I _{VCC}	VCC Quiescent Current	Not switching, V _{CC} =V _{IN} = 5V, V _{FB} = 0.7V	•		0.7	1.5	mA	
I _{VIN}	VIN Input Supply Current	f=500kHz, R _{ON} =61.9k, VFB=0.58V			21		mA	
I _{OFF}	Shutdown Current	Enable = 0V, V _{IN} = 12V			1		μΑ	
Enable and	Under-Voltage Lock-Out UVLO							
V _{IH_EN}	EN Pin Rising Threshold		•	1.8	1.9	2.0	V	
V _{EN_HYS}	EN Pin Hysteresis				50		mV	
V _{IH_EN}	EN Pin Rising Threshold for DCM/ CCM operation		•	2.8	3.0	3.1	V	
V _{EN_HYS}	EN Pin Hysteresis				100		mV	


Symbol	Parameter	Conditions		Min	Тур	Max	Units
	VCC UVLO Start Threshold, Rising Edge		•	4.00	4.25	4.40	V
	VCC UVLO Hysteresis				200		mV
Reference	Voltage		•			•	
		V _{IN} = 5V to 22V, VCC regulating		0.597	0.600	0.603	V
.,		V _{IN} = 4.5V to 5.5V, VCC tied to VIN		0.596	0.600	0.604	٧
V_{REF}	Reference Voltage	V _{IN} = 5V to 22V, VCC regulating				0.606	V
		V _{IN} = 4.5V to 5.5V, VCC tied to VIN	•	0.594	0.600		
	DC Line Regulation	CCM, closed loop, $V_{\rm IN}$ =4.5V-22V, applies to any $C_{\rm OUT}$			±0.17		%
	DC Load Regulation	CCM, closed loop, I_{OUT} =0A-20A, applies to any C_{OUT}			±0.12		%
Programm	able Constant On-Time						
T _{ON(MIN)}	Minimum Programmable On-Time	R _{ON} = 6.98k, V _{IN} = 22V			125		ns
T _{ON2}	On-Time 2	R _{ON} = 6.98k, V _{IN} = 12V	•	180	210	240	ns
	f Corresponding to On-Time 2	V _{OUT} = 1.0V		430	490	575	kHz
T _{ON3}	On-Time 3	R _{ON} = 16.2k, V _{IN} = 12V	•	375	445	515	ns
	Minimum Off-Time		•		250	350	ns
Diode Em	ulation Mode		L				
	Zero Crossing Threshold	DC value measured during test			-1		mV
Soft-start	<u> </u>		•			•	
	SS Charge Current		•	-14	-10	-6	μΑ
	SS Discharge Current	Fault present	•	1			mA
VCC Linea	ar Regulator						
	VCC Output Voltage	$V_{IN} = 6V$ to 22V, $I_{LOAD} = 0$ to 30mA	•	4.8	5.0	5.2	٧
	voc output voltage	$V_{IN} = 5V$, $I_{LOAD} = 0$ to 20mA	•	4.6	4.8		٧
Power Go	od Output		•			•	
	Power Good Threshold			-10	-7.5	-5	%
	Power Good Hysteresis				2	4	%
	Power Good Sink Current			1			mA
Protection	OCP, OTP, Short-Circuit						
	Hiccup Timeout				110		ms
	ILIM Pin Source Current			45	50	55	μΑ
	ILIM Current Temperature Coefficient				0.4		%/°C
	OCP Comparator Offset		•	-8	0	+8	mV

Symbol	Parameter	Conditions		Min	Тур	Max	Units
	Current Limit Blanking	GL rising>1V			100		ns
	Thermal Shutdown Threshold ¹	Rising temperature			150		°C
	Thermal Hysteresis ¹				15		°C
	VSCTH Feedback Pin Short-Circuit Threshold	Percent of V _{REF} short circuit is active after PGOOD is asserted	•	50	60	70	%
Output Pov	Output Power Stage						
R _{DSON}	High-Side MOSFET R _{DSON}	I 2A			8.2	10	mΩ
TIDSON	Low-Side MOSFET R _{DSON}	I _{DS} = 2A			2.8	3.3	mΩ
I _{OUT}	Maximum Output Current		•	20			Α
L	Output Inductance			0.45	0.56	0.67	uH
C _{IN}	Input Capacitance				1		uF
C _{OUT}	Output Capacitance				2.2		uF
C _{BST}	Bootstrap Capacitance				0.1		uF

4 / 18

Note 1: Guaranteed by design

Pin Configuration, Top View




Pin Assignments

Pin No.	Pin Name	Туре	Description	
1	PGOOD	OD, O	Power-good output. This open-drain output is pulled low when V_{OUT} is outside the regulation.	
2	FB	А	Feedback input to feedback comparator. Connect with a set of resistors to VOUT and AGND in order to program VOUT.	
3, 71, 72, AGND PAD	AGND	А	Analog ground. Control circuitry of the IC is referenced to this pin. Should be connected to PVIN at a single point.	
4	VIN	PWR	Controller supply input. Provides power to internal LDO. Connect to PVIN	
5	vcc	PWR	The output of LDO. Bypass with a 4.7uF capacitor to AGND. For operation from a 5V _{IN} rail, VCC should be tied to VIN.	
6, 7, GL PAD	GL	0	Driver output for Low-side N-channel synchronous MOSFET. It is internally connected to the gate of the MOSFET. Leave these pins floating.	
8	PGND	PWR	Controller low-side driver ground. Connect with a short trace to closest PGND pins or PGND pad.	
13-26, 57, 58, PGND PADS	PGND	PWR	Ground of the power stage. Should be connected to the system's power ground plane.	
9-12, 27-32, SW PAD	SW	PWR	Switching node. It is internally connected. Use thermal vias and/or sufficient PCB land area in order to heatsink the low-side FET and the inductor.	
33-56, VOUT PADS	VOUT	PWR	Output of the power stage. Place the output filter capacitors as close as possible to these pin	
59-66, PVIN PAD	PVIN	PWR	Power stage input voltage. Place the input filter capacitors as close as possible to these pins.	
67, 68, BST PAD	BST	А	Controller high-side driver supply pin. It is internally connected to SW via a 0.1uF bootstrap capacitor. Leave these pins floating.	
69	ILIM	Α	Over-current protection programming. Connect with a short trace to SW pins.	
70	EN/MODE	I	Precision enable pin. Pulling this pin above 1.9V will turn the IC on and it will operate in Forced CCM. If the voltage is raised above 3.0V, then the IC will operate in DCM or CCM depending on load.	
73	TON	Α	Constant on-time programming pin. Connect with a resistor to AGND.	
74	SS	А	Soft-start pin. Connect an external capacitor between SS and AGND to program the soft-start rate based on the 10uA internal source current.	

Type: A = Analog, I = Input, O = Output, I/O = Input/Output, PWR = Power, OD = Open-Drain

Functional Block Diagram



Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 12V, V_{OUT} =1.8V, I_{OUT} =20A, f=500kHz, T_A = 25°C. Schematic from the application information section.




Figure 1: Load Regulation




Figure 3: T_{ON} versus R_{ON}




Figure 5: frequency versus I_{OUT}




Figure 2: Line regulation




Figure 4: T_{ON} versus V_{IN}, R_{ON}=6.98k




Figure 6: frequency versus V_{IN}

Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 12V, V_{OUT} =1.2V, I_{OUT} =20A, f=500kHz, T_A = 25°C. Schematic from the application information section.




Figure 7: I_{OCP} versus R_{LIM}




Figure 9: I_{LIM} versus temperature




Figure 11: Inductance versus Current




Figure 8: V_{REF} versus temperature




Figure 10: $T_{\mbox{ON}}$ versus temperature, $R_{\mbox{ON}} {=} 16.2 k\Omega$




Figure 12: V_{OUT} versus f, V_{IN}=12V

9 / 18

Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 12V, V_{OUT} =1.2V, I_{OUT} =20A, f=500kHz, T_A = 25°C. Schematic from the application information section.




Figure 13: Steady state, CCM, I_{OUT}=20A




Figure 15: Power up, Forced CCM




Figure 17: Load step, Forced CCM, 0A-10A-0A




Figure 14: Steady state, DCM, I_{OUT}=0A




Figure 16: Power up, DCM/CCM




Figure 18: Load step, DCM/CCM, 0A-10A-0A

Efficiency and Package Thermal Derating

Unless otherwise noted: $T_{AMBIENT} = 25$ °C, No Air flow, f=500kHz, Schematic from the application information section.




Figure 19: Efficiency, V_{IN}=5V




Figure 21: Efficiency, V_{IN}=12V




Figure 23: Efficiency, V_{IN}=19.6V




Figure 20: Maximum $T_{AMBIENT}$ vs I_{OUT} , V_{IN} =5V




Figure 22: Maximum $T_{AMBIENT}$ vs I_{OUT} , V_{IN} =12V




Figure 24: Maximum $T_{AMBIENT}$ vs I_{OUT} , V_{IN} =19.6V

Functional Description

XR79120 is a synchronous step-down proprietary emulated current-mode Constant On-Time (COT) Module. The on-time, which is programmed via R_{ON} , is inversely proportional to V_{IN} and maintains a nearly constant frequency. The emulated current-mode control is stable with ceramic output capacitors.

Each switching cycle begins with GH signal turning on the high-side (switching) FET for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the low-side (synchronous) FET is turned on for a preset minimum time (250ns nominal). This parameter is termed Minimum Off-Time. After the minimum off-time, the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When V_{FB} drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and makes possible the use of ceramic capacitors, in addition to other capacitor types, for output filtering.

Enable/Mode Input (EN/MODE)

EN/MODE pin accepts a tri-level signal that is used to control turn on/off. It also selects between two modes of operation: 'Forced CCM' and 'DCM/CCM'. If EN is pulled below 1.8V, the Module shuts down. A voltage between 2.0V and 2.8V selects the Forced CCM mode which will run the Module in continuous conduction at all times. A voltage higher than 3.1V selects the DCM/CCM mode which will run the Module in discontinuous conduction at light loads.

Selecting the Forced CCM Mode

In order to set the Module to operate in Forced CCM, a voltage between 2.0V and 2.8V must be applied to EN/MODE. This can be achieved with an external control signal that meets the above voltage requirement. Where an external control is not available, the EN/MODE can be derived from V_{IN} . If V_{IN} is well regulated, use a resistor divider and set the voltage to 2.5V. If V_{IN} varies over a wide range, the circuit shown in Figure 25 can be used to generate the required voltage. Note that at V_{IN} of 5V and 22V the nominal Zener voltage is 3.8V and 4.7V respectively. Therefore for V_{IN} in the range of 4.5V to 22V, the circuit shown in figure 25 will generate V_{EN} required for Forced CCM.

Selecting the DCM/CCM Mode

In order to set the Module operation to DCM/CCM, a voltage between 3.1V and 5.5V must be applied to EN/MODE pin. If an external control signal is available, it can be directly connected to EN/MODE. In applications where an external control is not available, EN/MODE input

can be derived from V_{IN} . If V_{IN} is well regulated, use a resistor divider and set the voltage to 4V. If V_{IN} varies over a wide range, the circuit shown in Figure 26 can be used to generate the required voltage.




Figure 25: Selecting Forced CCM by deriving EN/MODE from $V_{\rm IN}$




Figure 26: Selecting DCM/CCM by deriving EN/MODE from V_{IN}

Programming the On-Time

The On-Time T_{ON} is programmed via resistor R_{ON} according to following equation:

$$R_{ON} = \frac{V_{IN} \times [T_{ON} - (30 \times 10^{-9})]}{3.1 \times 10^{-10}}$$

where T_{ON} is calculated from:

$$T_{ON} = \frac{V_{OUT}}{V_{IN} \times f \times Eff}$$

where:

f is the desired switching frequency at nominal I_{OUT}

Eff is the Module efficiency corresponding to nominal I_{OUT} shown in Figures 19, 21, 23

Substituting for T_{ON} in the first equation we get:

$$R_{ON} = \frac{\left(\frac{V_{OUT}}{f \times Eff}\right) - [(25 \times 10^{-9}) \times V_{IN}]}{2.85 \times 10^{-10}}$$

Over-Current Protection (OCP)

If load current exceeds the programmed over-current, I_{OCP} for four consecutive switching cycles, then Module enters hiccup mode of operation. In hiccup, the MOSFET gates are turned off for 110ms (hiccup timeout). Following the hiccup timeout, a soft-start is attempted. If OCP persists, hiccup timeout will repeat. The Module will remain in hiccup mode until load current is reduced below the programmed I_{OCP} . In order to program the over-current protection, use the following equation:

$$RLIM = \frac{(I_{OCP} \times RDS) + 8mV}{II IM}$$

Where:

RLIM is resistor value for programming IOCP

I_{OCP} is the over-current threshold to be programmed

RDS is the MOSFET rated On Resistance ($3.3m\Omega$)

8mV is the OCP comparator maximum offset

ILIM is the internal current that generates the necessary OCP comparator threshold (use 45µA).

Note that ILIM has a positive temperature coefficient of 0.4%/°C (Figure 9). This is meant to roughly match and compensate for positive temperature coefficient of the synchronous FET. Graph of typical I_{OCP} versus RLIM is shown in Figure 7.

Short-Circuit Protection (SCP)

If the output voltage drops below 60% of its programmed value, the Module will enter hiccup mode. Hiccup will persist until short-circuit is removed. SCP circuit becomes active after PGOOD asserts high.

Over-Temperature (OTP)

OTP triggers at a nominal die temperature of 150°C. The gate of switching FET and synchronous FET are turned off. When die temperature cools down to 135°C, soft-start is initiated and operation resumes.

Programming the Output Voltage

Use an external voltage divider as shown in the Application Circuit to program the output voltage V_{OUT} .

$$R1 = R2 \times \left(\frac{V_{OUT}}{0.6} - 1\right)$$

where R2 has a nominal value of $2k\Omega$.

Programming the Soft-start

Place a capacitor CSS between the SS and AGND pins to program the soft-start. In order to program a soft-start time of TSS, calculate the required capacitance CSS from the following equation:

$$CSS \,=\, TSS \times \left(\frac{10 \,\mu\text{A}}{0.6 \,\text{V}}\right)$$

Feed-Forward Capacitor (CFF)

A feed-forward capacitor (C_{FF}) may be necessary depending on the Equivalent Series Resistance (ESR) of C_{OUT} . If only ceramic output capacitors are used for C_{OUT} then a C_{FF} is necessary. Calculate C_{FF} from:

$$C_{FF} = \frac{1}{2 \times \pi \times R1 \times 7 \times f_{1C}}$$

where:

R1 is the resistor that CFF is placed in parallel with

f_{LC} is the frequency of output filter double-pole

 f_{LC} must be less than 13kHz when using ceramic C_{OUT} . If necessary, increase C_{OUT} in order to meet this constraint.

When using capacitors with higher ESR, such as PANASONIC TPE series, a C_{FF} is not required provided following conditions are met:

- 1. The frequency of output filter LC double-pole $\rm f_{\rm LC}$ should be less than 10kHz.
- 2. The frequency of ESR Zero $f_{Zero,ESR}$ should be at least three times larger than f_{LC} .

Note that if $f_{Zero,ESR}$ is less than $5xf_{LC}$, then it is recommended to set the f_{LC} at less than 2kHz. C_{FF} is still not required.

Maximum Allowable Voltage Ripple at FB Pin


Note that the steady-state voltage ripple at feedback pin FB ($V_{FB,RIPPLE}$) must not exceed 50mV in order for the Module to function correctly. If $V_{FB,RIPPLE}$ is larger than 50mV the C_{OUT} should be increased .as necessary in order to keep the $V_{FB,RIPPLE}$ below 50mV.

Poor PCB layout can cause FET switching noise at the output and may couple to the FB pin via $C_{FF.}$ Excessive noise at FB will cause poor load regulation. To solve this problem place a resistor R_{FF} in series with $C_{FF.}$ $R_{FF.}$ value up to 2% of R1 is acceptable.


Maximum Recommended VOUT versus Frequency

 V_{OUT} versus frequency curves corresponding to inductor current ripple ΔIL of 10A, 8A and 6A are plotted in Figure 12. These curves show the relationship between V_{OUT} , f and ΔIL for $V_{IN}=12V$. As an example, for operating conditions of $V_{IN}=12V$, $V_{OUT}=1.5V$ and f=500KHz, the current ripple is about 6.5A. Note that maximum recommended peak-to-peak ΔIL is 10A. Therefore the maximum permissible V_{OUT} versus f corresponds to the top curve in Figure 12. For example with $V_{IN}=12V$ and f=500KHz maximum, V_{OUT} is 2.5V.


Application Circuit




Mechanical Dimensions



Recommended Land Pattern and Stencil



TYPICAL RECOMMENDED LAND PATTERN



TYPICAL RECOMMENDED STENCIL

Drawing No.: POD-00000059

Revision: B

Ordering Information⁽¹⁾

Part Number	Operating Temperature Range	Lead-Free	Package	Packaging Method		
XR79120EL-F	-40°C to +125°C	Yes ⁽²⁾	12 x14mm QFN	Tray		
XR79120EVB	XR79120 Evaluation Board					

NOTES:

- 1. Refer to www.exar.com/XR79120 for most up-to-date Ordering Information.
- 2. Visit www.exar.com for additional information on Environmental Rating.

Revision History

Revision	Date	Description	
1A	March 2015	ECN 1512-02	
1B	June 2018	Update to MaxLinear logo. Update format and Ordering Information.	



Corporate Headquarters:

5966 La Place Court Suite 100 Carlsbad, CA 92008

Tel.:+1 (760) 692-0711 Fax: +1 (760) 444-8598 www.maxlinear.com High Performance Analog:

1060 Rincon Circle San Jose, CA 95131 Tel.: +1 (669) 265-6100 Fax: +1 (669) 265-6101 www.exar.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maximear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

Company and product names may be registered trademarks or trademarks of the respective owners with which they are associated.

© 2014 - 2018 MaxLinear, Inc. All rights reserved